blob: 86645155e6423412132c0b275586a2d35ecfea5a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +01002/*
3 * Imagination Technologies MIPSfpga platform code
4 *
5 * Copyright (C) 2016, Imagination Technologies Ltd.
6 *
7 * Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
8 *
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +01009 */
10
11#include <common.h>
12
Simon Glass39f90ba2017-03-31 08:40:25 -060013DECLARE_GLOBAL_DATA_PTR;
14
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010015/* initialize the DDR Controller and PHY */
Simon Glassd35f3382017-04-06 12:47:05 -060016int dram_init(void)
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010017{
18 /* MIG IP block is smart and doesn't need SW
19 * to do any init */
Simon Glass39f90ba2017-03-31 08:40:25 -060020 gd->ram_size = CONFIG_SYS_SDRAM_SIZE; /* in bytes */
21
22 return 0;
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010023}