Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f1c51912923fa9cfe4af990f427bfce9ebc37eed / . / configs / T2080QDS_SECURE_BOOT_defconfig
blob: ddf43f6ff2c322565ee4e9175b29f1b98bd4a82e [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]4CONFIG_NXP_ESBC=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="t2080qds"
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]6CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]7CONFIG_VID=y
8CONFIG_VID_FLS_ENV="t208xqds_vdd_mv"
9CONFIG_VOL_MONITOR_IR36021_READ=y
10CONFIG_VOL_MONITOR_IR36021_SET=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]11CONFIG_MPC85xx=y
York Sund1a6c0f2016-11-21 12:46:58 -0800[diff] [blame]12CONFIG_TARGET_T2080QDS=y
Yinbo Zhuab873eb2019-04-11 11:01:54 +0000[diff] [blame]13CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]14# CONFIG_SYS_MALLOC_F is not set
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]15CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]16CONFIG_FIT=y
17CONFIG_FIT_VERBOSE=y
18CONFIG_OF_BOARD_SETUP=y
19CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]20CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]21CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]22CONFIG_USE_BOOTCOMMAND=y
23CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]24CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]25CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]26CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]27CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]28CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]30CONFIG_CMD_USB=y
31CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]32CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]33CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_EXT2=y
35CONFIG_CMD_FAT=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]36CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]37CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.0"
38CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.0:1m(uboot),5m(kernel),128k(dtb),-(user)"
Yinbo Zhuab873eb2019-04-11 11:01:54 +0000[diff] [blame]39CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]40CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]42CONFIG_USE_BOOTFILE=y
43CONFIG_BOOTFILE="uImage"
Simon Glassd9b4d052016-02-22 22:55:41 -0700[diff] [blame]44CONFIG_DM=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]45CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]46CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]47CONFIG_DDR_ECC=y
48CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]49CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]50CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]51CONFIG_SYS_I2C_FSL=y
52CONFIG_SYS_FSL_I2C_OFFSET=0x118000
53CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
54CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
55CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
56CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
57CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
58CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]59CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]60CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]61CONFIG_MTD=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]62CONFIG_MTD_NOR_FLASH=y
63CONFIG_FLASH_CFI_DRIVER=y
64CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
65CONFIG_FLASH_CFI_MTD=y
66CONFIG_SYS_FLASH_CFI=y
Patrick Delaunay1576abf2022-01-04 14:24:00 +0100[diff] [blame]67CONFIG_SYS_MAX_FLASH_BANKS=2
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]68CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]69CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]70CONFIG_SPI_FLASH_EON=y
71CONFIG_SPI_FLASH_STMICRO=y
72CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]73CONFIG_PHYLIB=y
Jeremy Gebbenabe3edf2018-09-18 15:49:35 -0600[diff] [blame]74CONFIG_PHY_AQUANTIA=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]75CONFIG_PHY_REALTEK=y
76CONFIG_PHY_TERANETICS=y
77CONFIG_PHY_VITESSE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]78CONFIG_E1000=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]79CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]80CONFIG_SYS_FMAN_FW_ADDR=0xEFF00000
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]81CONFIG_MII=y
Hou Zhiqianga60c51a2019-04-28 00:55:22 +0800[diff] [blame]82CONFIG_DM_PCI_COMPAT=y
83CONFIG_PCIE_FSL=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]84CONFIG_SYS_QE_FMAN_FW_IN_NOR=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]85CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]86CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]87CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]88CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]89CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]90CONFIG_USB_EHCI_FSL=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]91CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]92CONFIG_ADDR_MAP=y
93CONFIG_SYS_NUM_ADDR_MAP=64
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]94CONFIG_RSA=y
Simon Glass73ad4d02016-09-12 23:18:29 -0600[diff] [blame]95CONFIG_SPL_RSA=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]96CONFIG_RSA_SOFTWARE_EXP=y