blob: 9d4ac283597fc93312d4ac1c3f71b9f9eaa481ab [file] [log] [blame]
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +05301// SPDX-License-Identifier: GPL-2.0
2/*
3 * dts file for Xilinx Versal Mini eMMC1 Configuration
4 *
5 * (C) Copyright 2018-2019, Xilinx, Inc.
6 *
7 * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
8 * Michal Simek <michal.simek@xilinx.com>
9 */
10
11/dts-v1/;
12
13/ {
14 compatible = "xlnx,versal";
15 #address-cells = <2>;
16 #size-cells = <2>;
17 model = "Xilinx Versal MINI eMMC1";
18
Ashok Reddy Soma209e00d2020-10-07 00:36:54 -060019 clk200: clk200 {
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053020 compatible = "fixed-clock";
21 #clock-cells = <0x0>;
Ashok Reddy Soma209e00d2020-10-07 00:36:54 -060022 clock-frequency = <200000000>;
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053023 };
24
25 dcc: dcc {
26 compatible = "arm,dcc";
27 status = "okay";
28 u-boot,dm-pre-reloc;
29 };
30
31 amba: amba {
32 u-boot,dm-pre-reloc;
33 compatible = "simple-bus";
34 #address-cells = <0x2>;
35 #size-cells = <0x2>;
36 ranges;
37
Michal Simek1e3cc7e2019-10-01 15:52:35 +020038 sdhci1: sdhci@f1050000 {
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053039 compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
40 status = "okay";
Ashok Reddy Soma209e00d2020-10-07 00:36:54 -060041 non-removable;
42 disable-wp;
43 bus-width = <8>;
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053044 reg = <0x0 0xf1050000 0x0 0x10000>;
45 clock-names = "clk_xin", "clk_ahb";
Ashok Reddy Soma209e00d2020-10-07 00:36:54 -060046 clocks = <&clk200 &clk200>;
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053047 no-1-8-v;
Michal Simek3b662642020-07-22 17:42:43 +020048 xlnx,mio-bank = <0>;
Siva Durga Prasad Paladugu5a7fdb82019-01-08 21:47:29 +053049 };
50 };
51
52 aliases {
53 serial0 = &dcc;
54 mmc0 = &sdhci1;
55 };
56
57 chosen {
58 stdout-path = "serial0:115200";
59 };
60
61 memory@0 {
62 device_type = "memory";
63 reg = <0x0 0x0 0x0 0x20000000>;
64 };
65};