blob: 0714d729117b7d689a1f4148fd299231cd6e5e29 [file] [log] [blame]
Michal Simeka335bd22016-04-07 16:00:11 +02001/*
2 * Configuration for Xilinx ZynqMP zc1751 XM016 DC2
3 *
4 * (C) Copyright 2015 Xilinx, Inc.
5 * Michal Simek <michal.simek@xilinx.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_ZYNQMP_ZC1751_XM016_DC2_H
11#define __CONFIG_ZYNQMP_ZC1751_XM016_DC2_H
12
Michal Simeka335bd22016-04-07 16:00:11 +020013#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB1_XHCI_BASEADDR}
14
Michal Simeka335bd22016-04-07 16:00:11 +020015#include <configs/xilinx_zynqmp.h>
16
17#endif /* __CONFIG_ZYNQMP_ZC1751_XM016_DC2_H */