blob: 13abbb70136ad9f4e1eff95bfb5468dc0e7e30b2 [file] [log] [blame]
wdenkf2140d52004-07-01 16:30:44 +00001/*
2 * Copyright (c) 2004 Cucy Systems (http://www.cucy.com)
3 * Curt Brune <curt@cucy.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <asm/hardware.h>
26#include <command.h>
27
Wolfgang Denk6405a152006-03-31 18:32:53 +020028DECLARE_GLOBAL_DATA_PTR;
29
wdenk82db02f2004-07-11 22:19:26 +000030#ifdef CONFIG_EVB4510
wdenkf2140d52004-07-01 16:30:44 +000031
wdenk82db02f2004-07-11 22:19:26 +000032/* ------------------------------------------------------------------------- */
wdenkf2140d52004-07-01 16:30:44 +000033
34/*
35 * Miscelaneous platform dependent initialisations
36 */
37
38int board_init (void)
39{
wdenkf2140d52004-07-01 16:30:44 +000040 icache_enable();
41
42 /* address for the kernel command line */
43 gd->bd->bi_boot_params = 0x800;
44
45 /* enable board LEDs for output */
46 PUT_REG( REG_IOPDATA, 0x0);
47 PUT_REG( REG_IOPMODE, 0xFFFF);
48 PUT_REG( REG_IOPDATA, 0xFF);
49
wdenkf2140d52004-07-01 16:30:44 +000050 return 0;
51}
52
53int dram_init (void)
54{
wdenkf2140d52004-07-01 16:30:44 +000055 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
56 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
57#if CONFIG_NR_DRAM_BANKS == 2
58 gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
59 gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
60#endif
61 return 0;
62}
wdenk82db02f2004-07-11 22:19:26 +000063
64#endif