Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / efe3aa82e19282d20cd6c37a55676b46ec1c83ee / . / configs / snow_defconfig
blob: 3d8c8ea60bec1fd2df9bda632195d616657cd1c0 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_EXYNOS=y
Thomas Abrahama99ad392016-04-23 22:18:12 +0530[diff] [blame]3CONFIG_ARCH_EXYNOS5=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]4CONFIG_TARGET_SNOW=y
Siva Durga Prasad Paladugu809438d2016-07-29 15:31:47 +0530[diff] [blame]5CONFIG_IDENT_STRING=" for snow"
Masahiro Yamada8c65b9d2014-09-22 19:59:06 +0900[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="exynos5250-snow"
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]7CONFIG_FIT=y
8CONFIG_FIT_BEST_MATCH=y
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]9CONFIG_SPL=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]10CONFIG_HUSH_PARSER=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]11CONFIG_SYS_PROMPT="snow # "
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]12CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]13# CONFIG_CMD_IMLS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]14CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]15CONFIG_CMD_SF=y
16CONFIG_CMD_SPI=y
17CONFIG_CMD_I2C=y
18CONFIG_CMD_USB=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]19CONFIG_CMD_GPIO=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]20# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]21CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]22CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]24CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_TIME=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]26CONFIG_CMD_SOUND=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]27CONFIG_CMD_PMIC=y
28CONFIG_CMD_REGULATOR=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]29CONFIG_CMD_TPM=y
Simon Glass81ab5472015-08-22 18:31:43 -0600[diff] [blame]30CONFIG_CMD_TPM_TEST=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]31CONFIG_CMD_EXT2=y
32CONFIG_CMD_EXT4=y
33CONFIG_CMD_EXT4_WRITE=y
34CONFIG_CMD_FAT=y
35CONFIG_CMD_FS_GENERIC=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]36CONFIG_DM_I2C=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]37CONFIG_DM_I2C_COMPAT=y
Simon Glass76fc3ad2015-08-03 08:19:28 -0600[diff] [blame]38CONFIG_I2C_CROS_EC_LDO=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]39CONFIG_I2C_MUX=y
40CONFIG_I2C_ARB_GPIO_CHALLENGE=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]41CONFIG_CROS_EC_KEYB=y
42CONFIG_CMD_CROS_EC=y
43CONFIG_CROS_EC=y
44CONFIG_CROS_EC_I2C=y
45CONFIG_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]46CONFIG_SPI_FLASH_GIGADEVICE=y
47CONFIG_SPI_FLASH_WINBOND=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]48CONFIG_DM_PMIC=y
49CONFIG_DM_PMIC_MAX77686=y
Simon Glass76fc3ad2015-08-03 08:19:28 -0600[diff] [blame]50CONFIG_PMIC_S5M8767=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]51CONFIG_PMIC_TPS65090=y
52CONFIG_DM_REGULATOR=y
53CONFIG_DM_REGULATOR_MAX77686=y
Simon Glass76fc3ad2015-08-03 08:19:28 -0600[diff] [blame]54CONFIG_REGULATOR_S5M8767=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]55CONFIG_REGULATOR_TPS65090=y
Simon Glassa1015ad2016-02-21 21:09:01 -0700[diff] [blame]56CONFIG_DM_PWM=y
57CONFIG_PWM_EXYNOS=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]58CONFIG_DEBUG_UART=y
59CONFIG_DEBUG_UART_S5P=y
60CONFIG_DEBUG_UART_BASE=0x12c30000
61CONFIG_DEBUG_UART_CLOCK=100000000
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]62CONFIG_SOUND=y
63CONFIG_I2S=y
64CONFIG_I2S_SAMSUNG=y
65CONFIG_SOUND_MAX98095=y
66CONFIG_SOUND_WM8994=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]67CONFIG_EXYNOS_SPI=y
Christophe Ricard8759ff82015-10-06 22:54:41 +0200[diff] [blame]68CONFIG_TPM_TIS_INFINEON=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]69CONFIG_USB=y
70CONFIG_DM_USB=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]71CONFIG_USB_STORAGE=y
Simon Glassa1015ad2016-02-21 21:09:01 -0700[diff] [blame]72CONFIG_DM_VIDEO=y
73CONFIG_DISPLAY=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]74CONFIG_VIDEO_BRIDGE=y
75CONFIG_VIDEO_BRIDGE_PARADE_PS862X=y
76CONFIG_VIDEO_BRIDGE_NXP_PTN3460=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]77CONFIG_TPM=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]78CONFIG_ERRNO_STR=y