Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / eee22493d6227b12f294750cbb779a54a76f11a3 / . / include / e500.h
blob: 1acf7784dfc9ea04be7a5f803dbd39778a2c9ea5 [file] [log] [blame]
wdenk9c53f402003-10-15 23:53:47 +0000[diff] [blame]1/*
2 * Copyright 2003 Motorola,Inc.
3 * Xianghua Xiao(x.xiao@motorola.com)
4 */
5
6#ifndef __E500_H__
7#define __E500_H__
8
9#ifndef __ASSEMBLY__
10
11typedef struct
12{
Prabhakar Kushwahad1698082013-08-16 14:52:26 +0530[diff] [blame]13 unsigned long freq_processor[CONFIG_MAX_CPUS];
Shaveta Leekhadbf0bc82015-01-19 12:46:54 +0530[diff] [blame]14#ifdef CONFIG_HETROGENOUS_CLUSTERS
15 unsigned long freq_processor_dsp[CONFIG_MAX_DSP_CPUS];
16#endif
Prabhakar Kushwahad1698082013-08-16 14:52:26 +0530[diff] [blame]17 unsigned long freq_systembus;
18 unsigned long freq_ddrbus;
19 unsigned long freq_localbus;
20 unsigned long freq_qe;
Yangbo Lu163beec2015-04-22 13:57:40 +0800[diff] [blame]21 unsigned long freq_sdhc;
Kumar Galadccd9e32009-03-19 02:46:19 -0500[diff] [blame]22#ifdef CONFIG_SYS_DPAA_FMAN
Prabhakar Kushwahad1698082013-08-16 14:52:26 +0530[diff] [blame]23 unsigned long freq_fman[CONFIG_SYS_NUM_FMAN];
Kumar Galadccd9e32009-03-19 02:46:19 -0500[diff] [blame]24#endif
Haiying Wang09d0aa92012-10-11 07:13:39 +0000[diff] [blame]25#ifdef CONFIG_SYS_DPAA_QBMAN
Prabhakar Kushwahad1698082013-08-16 14:52:26 +0530[diff] [blame]26 unsigned long freq_qman;
Haiying Wang09d0aa92012-10-11 07:13:39 +0000[diff] [blame]27#endif
Kumar Galadccd9e32009-03-19 02:46:19 -0500[diff] [blame]28#ifdef CONFIG_SYS_DPAA_PME
Prabhakar Kushwahad1698082013-08-16 14:52:26 +0530[diff] [blame]29 unsigned long freq_pme;
Kumar Galadccd9e32009-03-19 02:46:19 -0500[diff] [blame]30#endif
Shaveta Leekhadbf0bc82015-01-19 12:46:54 +0530[diff] [blame]31#ifdef CONFIG_SYS_CPRI
32 unsigned long freq_cpri;
33#endif
34#ifdef CONFIG_SYS_MAPLE
35 unsigned long freq_maple;
36 unsigned long freq_maple_ulb;
37 unsigned long freq_maple_etvpe;
38#endif
vijay raid84fd502014-04-15 11:34:12 +0530[diff] [blame]39#ifdef CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
40 unsigned char diff_sysclk;
41#endif
wdenk9c53f402003-10-15 23:53:47 +0000[diff] [blame]42} MPC85xx_SYS_INFO;
43
44#endif /* _ASMLANGUAGE */
45
wdenk9c53f402003-10-15 23:53:47 +0000[diff] [blame]46#define RESET_VECTOR 0xfffffffc
wdenk9c53f402003-10-15 23:53:47 +0000[diff] [blame]47
48#endif /* __E500_H__ */