Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ee98dac18ecca9b819aeb4488371963bd4a223b2 / . / configs / MPC837XERDB_defconfig
blob: fd8335ee4ef196ca9e4c4853073153e09c15928f [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x4000
4CONFIG_ENV_SECT_SIZE=0x10000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]5CONFIG_SYS_CLK_FREQ=66666667
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]6CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]7CONFIG_HIGH_BATS=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_TARGET_MPC837XERDB=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]9CONFIG_DDR_MC_CLOCK_MODE_1_1=y
10CONFIG_SYSTEM_PLL_FACTOR_5_1=y
11CONFIG_CORE_PLL_RATIO_2_1=y
12CONFIG_PCI_HOST_MODE_ENABLE=y
13CONFIG_PCI_INT_ARBITER1_ENABLE=y
14CONFIG_BOOT_MEMORY_SPACE_LOW=y
15CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
16CONFIG_TSEC1_MODE_RGMII=y
17CONFIG_TSEC2_MODE_RGMII=y
18CONFIG_LDP_PIN_MUX_STATE_0=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]19CONFIG_BAT0=y
20CONFIG_BAT0_NAME="SDRAM_LOWER"
21CONFIG_BAT0_BASE=0x00000000
22CONFIG_BAT0_LENGTH_256_MBYTES=y
23CONFIG_BAT0_ACCESS_RW=y
24CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
25CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
26CONFIG_BAT0_USER_MODE_VALID=y
27CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
28CONFIG_BAT1=y
29CONFIG_BAT1_NAME="SDRAM_UPPER"
30CONFIG_BAT1_BASE=0x10000000
31CONFIG_BAT1_LENGTH_256_MBYTES=y
32CONFIG_BAT1_ACCESS_RW=y
33CONFIG_BAT1_ICACHE_MEMORYCOHERENCE=y
34CONFIG_BAT1_DCACHE_MEMORYCOHERENCE=y
35CONFIG_BAT1_USER_MODE_VALID=y
36CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
37CONFIG_BAT2=y
38CONFIG_BAT2_NAME="IMMR"
39CONFIG_BAT2_BASE=0xE0000000
40CONFIG_BAT2_LENGTH_8_MBYTES=y
41CONFIG_BAT2_ACCESS_RW=y
42CONFIG_BAT2_ICACHE_INHIBITED=y
43CONFIG_BAT2_ICACHE_GUARDED=y
44CONFIG_BAT2_DCACHE_INHIBITED=y
45CONFIG_BAT2_DCACHE_GUARDED=y
46CONFIG_BAT2_USER_MODE_VALID=y
47CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
48CONFIG_BAT3=y
49CONFIG_BAT3_NAME="L2_SWITCH"
50CONFIG_BAT3_BASE=0xF0000000
51CONFIG_BAT3_ACCESS_RW=y
52CONFIG_BAT3_ICACHE_INHIBITED=y
53CONFIG_BAT3_ICACHE_GUARDED=y
54CONFIG_BAT3_DCACHE_INHIBITED=y
55CONFIG_BAT3_DCACHE_GUARDED=y
56CONFIG_BAT3_USER_MODE_VALID=y
57CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
58CONFIG_BAT4=y
59CONFIG_BAT4_NAME="FLASH"
60CONFIG_BAT4_BASE=0xFE000000
61CONFIG_BAT4_LENGTH_32_MBYTES=y
62CONFIG_BAT4_ACCESS_RW=y
63CONFIG_BAT4_ICACHE_MEMORYCOHERENCE=y
64CONFIG_BAT4_DCACHE_INHIBITED=y
65CONFIG_BAT4_DCACHE_GUARDED=y
66CONFIG_BAT4_USER_MODE_VALID=y
67CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
68CONFIG_BAT5=y
69CONFIG_BAT5_NAME="STACH_IN_DCACHE"
70CONFIG_BAT5_BASE=0xE6000000
71CONFIG_BAT5_ACCESS_RW=y
72CONFIG_BAT5_USER_MODE_VALID=y
73CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
74CONFIG_BAT6=y
75CONFIG_BAT6_NAME="PCI_MEM"
76CONFIG_BAT6_BASE=0x80000000
77CONFIG_BAT6_LENGTH_256_MBYTES=y
78CONFIG_BAT6_ACCESS_RW=y
79CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
80CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
81CONFIG_BAT6_USER_MODE_VALID=y
82CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
83CONFIG_BAT7=y
84CONFIG_BAT7_NAME="PCI_MMIO"
85CONFIG_BAT7_BASE=0x90000000
86CONFIG_BAT7_LENGTH_256_MBYTES=y
87CONFIG_BAT7_ACCESS_RW=y
88CONFIG_BAT7_ICACHE_INHIBITED=y
89CONFIG_BAT7_ICACHE_GUARDED=y
90CONFIG_BAT7_DCACHE_INHIBITED=y
91CONFIG_BAT7_DCACHE_GUARDED=y
92CONFIG_BAT7_USER_MODE_VALID=y
93CONFIG_BAT7_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]94CONFIG_LBLAW0=y
95CONFIG_LBLAW0_BASE=0xFE000000
96CONFIG_LBLAW0_NAME="FLASH"
97CONFIG_LBLAW0_LENGTH_8_MBYTES=y
98CONFIG_LBLAW1=y
99CONFIG_LBLAW1_BASE=0xE0600000
100CONFIG_LBLAW1_NAME="NAND"
101CONFIG_LBLAW1_LENGTH_32_KBYTES=y
102CONFIG_LBLAW2=y
103CONFIG_LBLAW2_BASE=0xF0000000
104CONFIG_LBLAW2_NAME="VSC7385"
105CONFIG_LBLAW2_LENGTH_128_KBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]106CONFIG_ELBC_BR0_OR0=y
107CONFIG_BR0_OR0_NAME="FLASH"
108CONFIG_BR0_OR0_BASE=0xFE000000
109CONFIG_BR0_PORTSIZE_16BIT=y
110CONFIG_OR0_AM_8_MBYTES=y
111CONFIG_OR0_SCY_9=y
112CONFIG_OR0_XACS_EXTENDED=y
113CONFIG_OR0_EHTR_1_CYCLE=y
114CONFIG_OR0_EAD_EXTRA=y
115CONFIG_ELBC_BR1_OR1=y
116CONFIG_BR1_OR1_NAME="NAND"
117CONFIG_BR1_OR1_BASE=0xE0600000
118CONFIG_BR1_ERRORCHECKING_BOTH=y
119CONFIG_BR1_MACHINE_FCM=y
120CONFIG_OR1_SCY_1=y
121CONFIG_OR1_CSCT_8_CYCLE=y
122CONFIG_OR1_CST_ONE_CLOCK=y
123CONFIG_OR1_CHT_TWO_CLOCK=y
124CONFIG_OR1_TRLX_RELAXED=y
125CONFIG_OR1_EHTR_8_CYCLE=y
126CONFIG_ELBC_BR2_OR2=y
127CONFIG_BR2_OR2_NAME="VSC7385"
128CONFIG_BR2_OR2_BASE=0xF0000000
129CONFIG_OR2_AM_128_KBYTES=y
130CONFIG_OR2_SCY_15=y
131CONFIG_OR2_CSNT_EARLIER=y
132CONFIG_OR2_XACS_EXTENDED=y
133CONFIG_OR2_SETA_EXTERNAL=y
134CONFIG_OR2_TRLX_RELAXED=y
135CONFIG_OR2_EHTR_8_CYCLE=y
136CONFIG_OR2_EAD_EXTRA=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]137CONFIG_HID0_FINAL_EMCP=y
138CONFIG_HID0_FINAL_ICE=y
139CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]140CONFIG_ACR_PIPE_DEP_4=y
141CONFIG_ACR_RPTCNT_4=y
Mario Sixf62074e2019-01-21 09:18:13 +0100[diff] [blame]142CONFIG_SPCR_TSECEP_3=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]143CONFIG_LCRR_DBYP_PLL_BYPASSED=y
144CONFIG_LCRR_CLKDIV_8=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]145CONFIG_OF_BOARD_SETUP=y
146CONFIG_OF_STDOUT_VIA_ALIAS=y
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]147CONFIG_SYS_EXTRA_OPTIONS="PCIE"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]148CONFIG_BOOTDELAY=6
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]149CONFIG_MISC_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]150CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]151CONFIG_CMD_IMLS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]152CONFIG_CMD_I2C=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]153CONFIG_CMD_MMC=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]154CONFIG_CMD_PCI=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]155CONFIG_CMD_SATA=y
156CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]157# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]158CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]159CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]160CONFIG_CMD_DATE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]161CONFIG_CMD_EXT2=y
162CONFIG_CMD_FAT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]163CONFIG_ENV_ADDR=0xFE080000
Tuomas Tynkkynen8df5dd32017-12-08 15:36:17 +0200[diff] [blame]164CONFIG_FSL_SATA=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]165CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]166CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]167CONFIG_FLASH_CFI_DRIVER=y
168CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
169CONFIG_SYS_FLASH_PROTECTION=y
170CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]171CONFIG_PHY_MARVELL=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]172CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]173CONFIG_SYS_NS16550=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]174CONFIG_USB=y
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]175CONFIG_USB_EHCI_HCD=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]176CONFIG_USB_STORAGE=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]177CONFIG_OF_LIBFDT=y