blob: 7bea20b4d06a56c739193fc18681de08e85de234 [file] [log] [blame]
Patrice Chotardedd95ac2018-02-09 13:09:55 +01001/*
2 * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
3 * Author(s): Patrice Chotard, <patrice.chotard@st.com> for STMicroelectronics.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef _ASM_ARCH_STM32F_H
9#define _ASM_ARCH_STM32F_H
10
11#define STM32_PERIPH_BASE 0x40000000UL
12
13#define STM32_APB2_PERIPH_BASE (STM32_PERIPH_BASE + 0x00010000)
14#define STM32_AHB1_PERIPH_BASE (STM32_PERIPH_BASE + 0x00020000)
15
16#define STM32_SYSCFG_BASE (STM32_APB2_PERIPH_BASE + 0x3800)
17#define STM32_FLASH_CNTL_BASE (STM32_AHB1_PERIPH_BASE + 0x3C00)
18
19void stm32_flash_latency_cfg(int latency);
20
21#endif /* _ASM_ARCH_STM32F_H */
22