blob: c8da8b23479894279f1137a42bf23ea68cf70733 [file] [log] [blame]
Ben Warren7efe9272008-01-16 22:37:35 -05001/*
2 * Freescale non-CPM SPI Controller
3 *
4 * Copyright 2008 Qstreams Networks, Inc.
5 *
Tom Rinie2378802016-01-14 22:05:13 -05006 * SPDX-License-Identifier: GPL-2.0
Ben Warren7efe9272008-01-16 22:37:35 -05007 */
8
9#ifndef _ASM_MPC8XXX_SPI_H_
10#define _ASM_MPC8XXX_SPI_H_
11
12#include <asm/types.h>
13
Ilya Yanoka3e5fd52010-06-28 16:44:33 +040014#if defined(CONFIG_MPC8308) || \
Ben Warren7efe9272008-01-16 22:37:35 -050015 defined(CONFIG_MPC8313) || \
16 defined(CONFIG_MPC8315) || \
Ilya Yanoka3e5fd52010-06-28 16:44:33 +040017 defined(CONFIG_MPC834x) || \
Peter Tyser72f2d392009-05-22 17:23:25 -050018 defined(CONFIG_MPC837x)
Ben Warren7efe9272008-01-16 22:37:35 -050019
Kim Phillipsb8e25202008-01-17 12:48:00 -060020typedef struct spi8xxx {
Ben Warren7efe9272008-01-16 22:37:35 -050021 u8 res0[0x20]; /* 0x0-0x01f reserved */
22 u32 mode; /* mode register */
23 u32 event; /* event register */
24 u32 mask; /* mask register */
25 u32 com; /* command register */
26 u32 tx; /* transmit register */
27 u32 rx; /* receive register */
Dave Liu3c627e82008-01-18 10:07:04 +080028 u8 res1[0xFC8]; /* fill up to 0x1000 */
Ben Warren7efe9272008-01-16 22:37:35 -050029} spi8xxx_t;
30
31#endif
32
33#endif /* _ASM_MPC8XXX_SPI_H_ */