blob: 4b71d400560ffca774f13a62ee9389782648f449 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Patrice Chotard73ef2f02017-12-12 09:49:44 +01002/*
3 * Copyright (C) STMicroelectronics SA 2017
4 * Author(s): Patrice CHOTARD, <patrice.chotard@st.com> for STMicroelectronics.
Patrice Chotard73ef2f02017-12-12 09:49:44 +01005 */
6
7#include <common.h>
8#include <dm.h>
Simon Glassed38aef2020-05-10 11:40:03 -06009#include <env.h>
Simon Glass97589732020-05-10 11:40:02 -060010#include <init.h>
Patrice Chotard73ef2f02017-12-12 09:49:44 +010011
12#include <asm/io.h>
13#include <asm/arch/stm32.h>
14
15DECLARE_GLOBAL_DATA_PTR;
16
17int dram_init(void)
18{
19 int rv;
20 struct udevice *dev;
21
22 rv = uclass_get_device(UCLASS_RAM, 0, &dev);
23 if (rv) {
24 debug("DRAM init failed: %d\n", rv);
25 return rv;
26 }
27
Siva Durga Prasad Paladugub3d55ea2018-07-16 15:56:11 +053028 if (fdtdec_setup_mem_size_base() != 0)
Patrice Chotard73ef2f02017-12-12 09:49:44 +010029 rv = -EINVAL;
30
31 return rv;
32}
33
34int dram_init_banksize(void)
35{
36 fdtdec_setup_memory_banksize();
37
38 return 0;
39}
40
41u32 get_board_rev(void)
42{
43 return 0;
44}
45
46int board_early_init_f(void)
47{
48 return 0;
49}
50
51int board_init(void)
52{
Patrice Chotarda66c1b42018-08-03 11:46:11 +020053 gd->bd->bi_boot_params = gd->bd->bi_dram[0].start + 0x100;
Patrice Chotard73ef2f02017-12-12 09:49:44 +010054
55 return 0;
56}
57
58#ifdef CONFIG_MISC_INIT_R
59int misc_init_r(void)
60{
61 char serialno[25];
62 u32 u_id_low, u_id_mid, u_id_high;
63
64 if (!env_get("serial#")) {
65 u_id_low = readl(&STM32_U_ID->u_id_low);
66 u_id_mid = readl(&STM32_U_ID->u_id_mid);
67 u_id_high = readl(&STM32_U_ID->u_id_high);
68 sprintf(serialno, "%08x%08x%08x",
69 u_id_high, u_id_mid, u_id_low);
70 env_set("serial#", serialno);
71 }
72
73 return 0;
74}
75#endif