blob: f15aa4f7bed5a162d7f10d9112102a503621f0fb [file] [log] [blame]
Stefano Babicf02e6972011-01-20 08:05:15 +00001/*
2 *
3 * (c) 2007 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
4 *
5 * (C) Copyright 2008-2009 Freescale Semiconductor, Inc.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __BOARD_MX35_3STACK_H
27#define __BOARD_MX35_3STACK_H
28
Stefano Babicf02e6972011-01-20 08:05:15 +000029#define DBG_BASE_ADDR WEIM_CTRL_CS5
30#define DBG_CSCR_U_CONFIG 0x0000D843
31#define DBG_CSCR_L_CONFIG 0x22252521
32#define DBG_CSCR_A_CONFIG 0x22220A00
33
34#define CCM_CCMR_CONFIG 0x003F4208
35#define CCM_PDR0_CONFIG 0x00801000
36
Stefano Babicf02e6972011-01-20 08:05:15 +000037/* MEMORY SETTING */
38#define ESDCTL_0x92220000 0x92220000
39#define ESDCTL_0xA2220000 0xA2220000
40#define ESDCTL_0xB2220000 0xB2220000
41#define ESDCTL_0x82228080 0x82228080
42
43#define ESDCTL_PRECHARGE 0x00000400
44
45#define ESDCTL_MDDR_CONFIG 0x007FFC3F
46#define ESDCTL_MDDR_MR 0x00000033
47#define ESDCTL_MDDR_EMR 0x02000000
48
49#define ESDCTL_DDR2_CONFIG 0x007FFC3F
50#define ESDCTL_DDR2_EMR2 0x04000000
51#define ESDCTL_DDR2_EMR3 0x06000000
52#define ESDCTL_DDR2_EN_DLL 0x02000400
53#define ESDCTL_DDR2_RESET_DLL 0x00000333
54#define ESDCTL_DDR2_MR 0x00000233
55#define ESDCTL_DDR2_OCD_DEFAULT 0x02000780
56
57#define ESDCTL_DELAY_LINE5 0x00F49F00
58#endif /* __BOARD_MX35_3STACK_H */