| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 1 | /* DO NOT EDIT THIS FILE |
| 2 | * Automatically generated by generate-def-headers.xsl |
| 3 | * DO NOT EDIT THIS FILE |
| 4 | */ |
| 5 | |
| 6 | #ifndef __BFIN_DEF_ADSP_BF542_proc__ |
| 7 | #define __BFIN_DEF_ADSP_BF542_proc__ |
| 8 | |
| 9 | #include "../mach-common/ADSP-EDN-core_def.h" |
| 10 | |
| 11 | #include "ADSP-EDN-BF542-extended_def.h" |
| 12 | |
| 13 | #define CHIPID 0xFFC00014 |
| 14 | #define SWRST 0xFFC00100 /* Software Reset Register */ |
| 15 | #define SYSCR 0xFFC00104 /* System Configuration register */ |
| 16 | #define SRAM_BASE_ADDR 0xFFE00000 /* SRAM Base Address (Read Only) */ |
| 17 | #define DMEM_CONTROL 0xFFE00004 /* Data memory control */ |
| 18 | #define DCPLB_STATUS 0xFFE00008 /* Data Cache Programmable Look-Aside Buffer Status */ |
| 19 | #define DCPLB_FAULT_ADDR 0xFFE0000C /* Data Cache Programmable Look-Aside Buffer Fault Address */ |
| 20 | #define DCPLB_ADDR0 0xFFE00100 /* Data Cache Protection Lookaside Buffer 0 */ |
| 21 | #define DCPLB_ADDR1 0xFFE00104 /* Data Cache Protection Lookaside Buffer 1 */ |
| 22 | #define DCPLB_ADDR2 0xFFE00108 /* Data Cache Protection Lookaside Buffer 2 */ |
| 23 | #define DCPLB_ADDR3 0xFFE0010C /* Data Cache Protection Lookaside Buffer 3 */ |
| 24 | #define DCPLB_ADDR4 0xFFE00110 /* Data Cache Protection Lookaside Buffer 4 */ |
| 25 | #define DCPLB_ADDR5 0xFFE00114 /* Data Cache Protection Lookaside Buffer 5 */ |
| 26 | #define DCPLB_ADDR6 0xFFE00118 /* Data Cache Protection Lookaside Buffer 6 */ |
| 27 | #define DCPLB_ADDR7 0xFFE0011C /* Data Cache Protection Lookaside Buffer 7 */ |
| 28 | #define DCPLB_ADDR8 0xFFE00120 /* Data Cache Protection Lookaside Buffer 8 */ |
| 29 | #define DCPLB_ADDR9 0xFFE00124 /* Data Cache Protection Lookaside Buffer 9 */ |
| 30 | #define DCPLB_ADDR10 0xFFE00128 /* Data Cache Protection Lookaside Buffer 10 */ |
| 31 | #define DCPLB_ADDR11 0xFFE0012C /* Data Cache Protection Lookaside Buffer 11 */ |
| 32 | #define DCPLB_ADDR12 0xFFE00130 /* Data Cache Protection Lookaside Buffer 12 */ |
| 33 | #define DCPLB_ADDR13 0xFFE00134 /* Data Cache Protection Lookaside Buffer 13 */ |
| 34 | #define DCPLB_ADDR14 0xFFE00138 /* Data Cache Protection Lookaside Buffer 14 */ |
| 35 | #define DCPLB_ADDR15 0xFFE0013C /* Data Cache Protection Lookaside Buffer 15 */ |
| 36 | #define DCPLB_DATA0 0xFFE00200 /* Data Cache 0 Status */ |
| 37 | #define DCPLB_DATA1 0xFFE00204 /* Data Cache 1 Status */ |
| 38 | #define DCPLB_DATA2 0xFFE00208 /* Data Cache 2 Status */ |
| 39 | #define DCPLB_DATA3 0xFFE0020C /* Data Cache 3 Status */ |
| 40 | #define DCPLB_DATA4 0xFFE00210 /* Data Cache 4 Status */ |
| 41 | #define DCPLB_DATA5 0xFFE00214 /* Data Cache 5 Status */ |
| 42 | #define DCPLB_DATA6 0xFFE00218 /* Data Cache 6 Status */ |
| 43 | #define DCPLB_DATA7 0xFFE0021C /* Data Cache 7 Status */ |
| 44 | #define DCPLB_DATA8 0xFFE00220 /* Data Cache 8 Status */ |
| 45 | #define DCPLB_DATA9 0xFFE00224 /* Data Cache 9 Status */ |
| 46 | #define DCPLB_DATA10 0xFFE00228 /* Data Cache 10 Status */ |
| 47 | #define DCPLB_DATA11 0xFFE0022C /* Data Cache 11 Status */ |
| 48 | #define DCPLB_DATA12 0xFFE00230 /* Data Cache 12 Status */ |
| 49 | #define DCPLB_DATA13 0xFFE00234 /* Data Cache 13 Status */ |
| 50 | #define DCPLB_DATA14 0xFFE00238 /* Data Cache 14 Status */ |
| 51 | #define DCPLB_DATA15 0xFFE0023C /* Data Cache 15 Status */ |
| 52 | #define DTEST_COMMAND 0xFFE00300 /* Data Test Command Register */ |
| 53 | #define DTEST_DATA0 0xFFE00400 /* Data Test Data Register */ |
| 54 | #define DTEST_DATA1 0xFFE00404 /* Data Test Data Register */ |
| 55 | #define IMEM_CONTROL 0xFFE01004 /* Instruction Memory Control */ |
| 56 | #define ICPLB_STATUS 0xFFE01008 /* Instruction Cache Programmable Look-Aside Buffer Status */ |
| 57 | #define ICPLB_FAULT_ADDR 0xFFE0100C /* Instruction Cache Programmable Look-Aside Buffer Fault Address */ |
| 58 | #define ICPLB_ADDR0 0xFFE01100 /* Instruction Cacheability Protection Lookaside Buffer 0 */ |
| 59 | #define ICPLB_ADDR1 0xFFE01104 /* Instruction Cacheability Protection Lookaside Buffer 1 */ |
| 60 | #define ICPLB_ADDR2 0xFFE01108 /* Instruction Cacheability Protection Lookaside Buffer 2 */ |
| 61 | #define ICPLB_ADDR3 0xFFE0110C /* Instruction Cacheability Protection Lookaside Buffer 3 */ |
| 62 | #define ICPLB_ADDR4 0xFFE01110 /* Instruction Cacheability Protection Lookaside Buffer 4 */ |
| 63 | #define ICPLB_ADDR5 0xFFE01114 /* Instruction Cacheability Protection Lookaside Buffer 5 */ |
| 64 | #define ICPLB_ADDR6 0xFFE01118 /* Instruction Cacheability Protection Lookaside Buffer 6 */ |
| 65 | #define ICPLB_ADDR7 0xFFE0111C /* Instruction Cacheability Protection Lookaside Buffer 7 */ |
| 66 | #define ICPLB_ADDR8 0xFFE01120 /* Instruction Cacheability Protection Lookaside Buffer 8 */ |
| 67 | #define ICPLB_ADDR9 0xFFE01124 /* Instruction Cacheability Protection Lookaside Buffer 9 */ |
| 68 | #define ICPLB_ADDR10 0xFFE01128 /* Instruction Cacheability Protection Lookaside Buffer 10 */ |
| 69 | #define ICPLB_ADDR11 0xFFE0112C /* Instruction Cacheability Protection Lookaside Buffer 11 */ |
| 70 | #define ICPLB_ADDR12 0xFFE01130 /* Instruction Cacheability Protection Lookaside Buffer 12 */ |
| 71 | #define ICPLB_ADDR13 0xFFE01134 /* Instruction Cacheability Protection Lookaside Buffer 13 */ |
| 72 | #define ICPLB_ADDR14 0xFFE01138 /* Instruction Cacheability Protection Lookaside Buffer 14 */ |
| 73 | #define ICPLB_ADDR15 0xFFE0113C /* Instruction Cacheability Protection Lookaside Buffer 15 */ |
| 74 | #define ICPLB_DATA0 0xFFE01200 /* Instruction Cache 0 Status */ |
| 75 | #define ICPLB_DATA1 0xFFE01204 /* Instruction Cache 1 Status */ |
| 76 | #define ICPLB_DATA2 0xFFE01208 /* Instruction Cache 2 Status */ |
| 77 | #define ICPLB_DATA3 0xFFE0120C /* Instruction Cache 3 Status */ |
| 78 | #define ICPLB_DATA4 0xFFE01210 /* Instruction Cache 4 Status */ |
| 79 | #define ICPLB_DATA5 0xFFE01214 /* Instruction Cache 5 Status */ |
| 80 | #define ICPLB_DATA6 0xFFE01218 /* Instruction Cache 6 Status */ |
| 81 | #define ICPLB_DATA7 0xFFE0121C /* Instruction Cache 7 Status */ |
| 82 | #define ICPLB_DATA8 0xFFE01220 /* Instruction Cache 8 Status */ |
| 83 | #define ICPLB_DATA9 0xFFE01224 /* Instruction Cache 9 Status */ |
| 84 | #define ICPLB_DATA10 0xFFE01228 /* Instruction Cache 10 Status */ |
| 85 | #define ICPLB_DATA11 0xFFE0122C /* Instruction Cache 11 Status */ |
| 86 | #define ICPLB_DATA12 0xFFE01230 /* Instruction Cache 12 Status */ |
| 87 | #define ICPLB_DATA13 0xFFE01234 /* Instruction Cache 13 Status */ |
| 88 | #define ICPLB_DATA14 0xFFE01238 /* Instruction Cache 14 Status */ |
| 89 | #define ICPLB_DATA15 0xFFE0123C /* Instruction Cache 15 Status */ |
| 90 | #define ITEST_COMMAND 0xFFE01300 /* Instruction Test Command Register */ |
| 91 | #define ITEST_DATA0 0xFFE01400 /* Instruction Test Data Register */ |
| 92 | #define ITEST_DATA1 0xFFE01404 /* Instruction Test Data Register */ |
| 93 | #define EVT0 0xFFE02000 /* Event Vector 0 ESR Address */ |
| 94 | #define EVT1 0xFFE02004 /* Event Vector 1 ESR Address */ |
| 95 | #define EVT2 0xFFE02008 /* Event Vector 2 ESR Address */ |
| 96 | #define EVT3 0xFFE0200C /* Event Vector 3 ESR Address */ |
| 97 | #define EVT4 0xFFE02010 /* Event Vector 4 ESR Address */ |
| 98 | #define EVT5 0xFFE02014 /* Event Vector 5 ESR Address */ |
| 99 | #define EVT6 0xFFE02018 /* Event Vector 6 ESR Address */ |
| 100 | #define EVT7 0xFFE0201C /* Event Vector 7 ESR Address */ |
| 101 | #define EVT8 0xFFE02020 /* Event Vector 8 ESR Address */ |
| 102 | #define EVT9 0xFFE02024 /* Event Vector 9 ESR Address */ |
| 103 | #define EVT10 0xFFE02028 /* Event Vector 10 ESR Address */ |
| 104 | #define EVT11 0xFFE0202C /* Event Vector 11 ESR Address */ |
| 105 | #define EVT12 0xFFE02030 /* Event Vector 12 ESR Address */ |
| 106 | #define EVT13 0xFFE02034 /* Event Vector 13 ESR Address */ |
| 107 | #define EVT14 0xFFE02038 /* Event Vector 14 ESR Address */ |
| 108 | #define EVT15 0xFFE0203C /* Event Vector 15 ESR Address */ |
| 109 | #define ILAT 0xFFE0210C /* Interrupt Latch Register */ |
| 110 | #define IMASK 0xFFE02104 /* Interrupt Mask Register */ |
| 111 | #define IPEND 0xFFE02108 /* Interrupt Pending Register */ |
| 112 | #define IPRIO 0xFFE02110 /* Interrupt Priority Register */ |
| Mike Frysinger | 66c4cf4 | 2008-02-04 19:26:55 -0500 | [diff] [blame] | 113 | #define TBUFCTL 0xFFE06000 /* Trace Buffer Control Register */ |
| 114 | #define TBUFSTAT 0xFFE06004 /* Trace Buffer Status Register */ |
| 115 | #define TBUF 0xFFE06100 /* Trace Buffer */ |
| 116 | #define L1_DATA_A_SRAM 0xFF800000 /* 0xFF800000 -> 0xFF803FFF Data Bank A SRAM */ |
| 117 | #define L1_DATA_A_SRAM_SIZE (0xFF803FFF - 0xFF800000 + 1) |
| 118 | #define L1_DATA_A_SRAM_END (L1_DATA_A_SRAM + L1_DATA_A_SRAM_SIZE) |
| 119 | #define L1_DATA_B_SRAM 0xFF900000 /* 0xFF900000 -> 0xFF903FFF Data Bank B SRAM */ |
| 120 | #define L1_DATA_B_SRAM_SIZE (0xFF903FFF - 0xFF900000 + 1) |
| 121 | #define L1_DATA_B_SRAM_END (L1_DATA_B_SRAM + L1_DATA_B_SRAM_SIZE) |
| 122 | #define L1_INST_SRAM 0xFFA00000 /* 0xFFA00000 -> 0xFFA07FFF Instruction Bank A SRAM */ |
| 123 | #define L1_INST_SRAM_SIZE (0xFFA07FFF - 0xFFA00000 + 1) |
| 124 | #define L1_INST_SRAM_END (L1_INST_SRAM + L1_INST_SRAM_SIZE) |
| 125 | #define L1_SRAM_SCRATCH 0xFFB00000 /* 0xFFB00000 -> 0xFFB00FFF Scratchpad SRAM */ |
| 126 | #define L1_SRAM_SCRATCH_SIZE (0xFFB00FFF - 0xFFB00000 + 1) |
| 127 | #define L1_SRAM_SCRATCH_END (L1_SRAM_SCRATCH + L1_SRAM_SCRATCH_SIZE) |
| 128 | #define SYSMMR_BASE 0xFFC00000 /* 0xFFC00000 -> 0xFFFFFFFF MMR registers */ |
| 129 | #define SYSMMR_BASE_SIZE (0xFFFFFFFF - 0xFFC00000 + 1) |
| 130 | #define SYSMMR_BASE_END (SYSMMR_BASE + SYSMMR_BASE_SIZE) |
| 131 | |
| 132 | #endif /* __BFIN_DEF_ADSP_BF542_proc__ */ |