Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / eb10f6a2b76dfd308163ecc515e6296c07126a73 / . / configs / ls1021aiot_sdcard_defconfig
blob: f72f2b1bb5092bb264f91d54a5483acbbf6202d8 [file] [log] [blame]
Feng Li39e112d2016-11-03 14:15:17 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1021AIOT=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x1002000
Tom Rinid24700f2021-10-30 23:03:56 -0400[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x2000
9CONFIG_ENV_OFFSET=0x100000
Tom Rini1a195882021-08-18 23:12:33 -0400[diff] [blame]10CONFIG_SYS_I2C_MXC_I2C1=y
11CONFIG_SYS_I2C_MXC_I2C2=y
12CONFIG_SYS_I2C_MXC_I2C3=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]13CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="ls1021a-iot-duart"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]15CONFIG_SPL_TEXT_BASE=0x10000000
Tom Rinid24700f2021-10-30 23:03:56 -0400[diff] [blame]16CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]17CONFIG_SPL_SERIAL=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]18CONFIG_SPL=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]19CONFIG_AHCI=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x82000000
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]21CONFIG_OF_BOARD_SETUP=y
22CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]23CONFIG_RAMBOOT_PBL=y
24CONFIG_SYS_FSL_PBL_PBI="board/freescale/ls1021aiot/ls102xa_pbi.cfg"
25CONFIG_SYS_FSL_PBL_RCW="board/freescale/ls1021aiot/ls102xa_rcw_sd.cfg"
Tom Rinia43bf4e2021-12-11 14:55:50 -0500[diff] [blame]26CONFIG_SD_BOOT=y
27CONFIG_SD_BOOT_QSPI=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]28CONFIG_BOARD_EARLY_INIT_F=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]29CONFIG_MISC_INIT_R=y
Tom Rini4abdf142021-08-17 17:59:41 -0400[diff] [blame]30CONFIG_ID_EEPROM=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]31CONFIG_SPL_FSL_PBL=y
York Sunabbbe372016-11-23 09:08:47 -0800[diff] [blame]32CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
33CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0xe8
Tom Rinid24700f2021-10-30 23:03:56 -0400[diff] [blame]34CONFIG_SPL_ENV_SUPPORT=y
35CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]36CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Rinid24700f2021-10-30 23:03:56 -0400[diff] [blame]37CONFIG_SPL_WATCHDOG=y
Tom Rini9e74f5d2017-10-16 21:35:43 -0400[diff] [blame]38CONFIG_CMD_BOOTZ=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]39CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]40CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]41CONFIG_CMD_MEMINFO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]42CONFIG_CMD_GPT=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]43CONFIG_CMD_I2C=y
Tom Rini71b46042020-05-21 16:26:03 -0400[diff] [blame]44CONFIG_CMD_MMC=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]45CONFIG_CMD_DHCP=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]46CONFIG_CMD_MII=y
47# CONFIG_CMD_MDIO is not set
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]48CONFIG_CMD_PING=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]49CONFIG_CMD_EXT2=y
Tom Rinid8532af2017-06-02 11:03:50 -0400[diff] [blame]50CONFIG_CMD_FAT=y
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]51# CONFIG_SPL_EFI_PARTITION is not set
Feng Li39e112d2016-11-03 14:15:17 +0800[diff] [blame]52CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]53CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]54CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]55CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]56CONFIG_DM=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]57CONFIG_SATA=y
Peng Ma99503ac2019-01-30 19:19:40 +0800[diff] [blame]58CONFIG_SATA_CEVA=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]59CONFIG_FSL_CAAM=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]60CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]61CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]62CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]63CONFIG_SYS_I2C_EEPROM_ADDR=0x51
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]64CONFIG_FSL_ESDHC=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]65CONFIG_MTD=y
Feng Li39e112d2016-11-03 14:15:17 +0800[diff] [blame]66CONFIG_SPI_FLASH_ATMEL=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]67CONFIG_SPI_FLASH_SPANSION=y
Feng Li39e112d2016-11-03 14:15:17 +0800[diff] [blame]68CONFIG_SPI_FLASH_STMICRO=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]69CONFIG_PHY_ATHEROS=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]70CONFIG_PHY_GIGE=y
Feng Li39e112d2016-11-03 14:15:17 +0800[diff] [blame]71CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]72CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]73CONFIG_TSEC_ENET=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]74CONFIG_NVME_PCI=y
Minghuan Lianc114aac2016-12-13 14:54:18 +0800[diff] [blame]75CONFIG_PCI=y
Minghuan Lianc114aac2016-12-13 14:54:18 +0800[diff] [blame]76CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]77CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rinia43bf4e2021-12-11 14:55:50 -0500[diff] [blame]78CONFIG_U_QE=y
Tom Rini95f833a2021-11-12 23:37:42 +0000[diff] [blame]79CONFIG_SYS_QE_FW_ADDR=0xf40000
Peng Ma99503ac2019-01-30 19:19:40 +0800[diff] [blame]80CONFIG_DM_SCSI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]81CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]82CONFIG_SPI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]83CONFIG_DM_SPI=y
84CONFIG_FSL_DSPI=y
85CONFIG_FSL_QSPI=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]86CONFIG_USB=y
87CONFIG_USB_XHCI_HCD=y
88CONFIG_USB_XHCI_DWC3=y