blob: a060ee67e34ac4f5b8f78831cbb45aaeab92960f [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * linux/include/asm-arm/proc-armv/ptrace.h
3 *
4 * Copyright (C) 1996-1999 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#ifndef __ASM_PROC_PTRACE_H
11#define __ASM_PROC_PTRACE_H
12
wdenkc6097192002-11-03 00:24:07 +000013#define USR26_MODE 0x00
14#define FIQ26_MODE 0x01
15#define IRQ26_MODE 0x02
16#define SVC26_MODE 0x03
17#define USR_MODE 0x10
18#define FIQ_MODE 0x11
19#define IRQ_MODE 0x12
20#define SVC_MODE 0x13
21#define ABT_MODE 0x17
22#define UND_MODE 0x1b
23#define SYSTEM_MODE 0x1f
24#define MODE_MASK 0x1f
25#define T_BIT 0x20
26#define F_BIT 0x40
27#define I_BIT 0x80
28#define CC_V_BIT (1 << 28)
29#define CC_C_BIT (1 << 29)
30#define CC_Z_BIT (1 << 30)
31#define CC_N_BIT (1 << 31)
32#define PCMASK 0
33
34#ifndef __ASSEMBLY__
35
36/* this struct defines the way the registers are stored on the
37 stack during a system call. */
38
39struct pt_regs {
40 long uregs[18];
41};
42
43#define ARM_cpsr uregs[16]
44#define ARM_pc uregs[15]
45#define ARM_lr uregs[14]
46#define ARM_sp uregs[13]
47#define ARM_ip uregs[12]
48#define ARM_fp uregs[11]
49#define ARM_r10 uregs[10]
50#define ARM_r9 uregs[9]
51#define ARM_r8 uregs[8]
52#define ARM_r7 uregs[7]
53#define ARM_r6 uregs[6]
54#define ARM_r5 uregs[5]
55#define ARM_r4 uregs[4]
56#define ARM_r3 uregs[3]
57#define ARM_r2 uregs[2]
58#define ARM_r1 uregs[1]
59#define ARM_r0 uregs[0]
60#define ARM_ORIG_r0 uregs[17]
61
wdenkc6097192002-11-03 00:24:07 +000062#ifdef __KERNEL__
63
64#define user_mode(regs) \
65 (((regs)->ARM_cpsr & 0xf) == 0)
66
67#ifdef CONFIG_ARM_THUMB
68#define thumb_mode(regs) \
69 (((regs)->ARM_cpsr & T_BIT))
70#else
71#define thumb_mode(regs) (0)
72#endif
73
74#define processor_mode(regs) \
75 ((regs)->ARM_cpsr & MODE_MASK)
76
77#define interrupts_enabled(regs) \
78 (!((regs)->ARM_cpsr & I_BIT))
79
80#define fast_interrupts_enabled(regs) \
81 (!((regs)->ARM_cpsr & F_BIT))
82
83#define condition_codes(regs) \
84 ((regs)->ARM_cpsr & (CC_V_BIT|CC_C_BIT|CC_Z_BIT|CC_N_BIT))
85
86/* Are the current registers suitable for user mode?
87 * (used to maintain security in signal handlers)
88 */
89static inline int valid_user_regs(struct pt_regs *regs)
90{
91 if ((regs->ARM_cpsr & 0xf) == 0 &&
92 (regs->ARM_cpsr & (F_BIT|I_BIT)) == 0)
93 return 1;
94
95 /*
96 * Force CPSR to something logical...
97 */
98 regs->ARM_cpsr &= (CC_V_BIT|CC_C_BIT|CC_Z_BIT|CC_N_BIT|0x10);
99
100 return 0;
101}
102
103#endif /* __KERNEL__ */
104
105#endif /* __ASSEMBLY__ */
106
107#endif