blob: ff7b6e5ca1af7d649e8eb23a19e23f833f331d2a [file] [log] [blame]
wdenkf1d0ff42005-04-13 23:15:10 +00001/*
2 * (C) Copyright 2005
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27/*
28 * High Level Configuration Options
29 * (easy to change)
30 */
31
32#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
33#define CONFIG_MPC5200 1 /* More exactly a MPC5200 */
Wolfgang Denka1be4762008-05-20 16:00:29 +020034#define CONFIG_CANMB 1 /* ... on canmb board - we need this for FEC.C */
wdenkf1d0ff42005-04-13 23:15:10 +000035
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
wdenkf1d0ff42005-04-13 23:15:10 +000037
38#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
39#define BOOTFLAG_WARM 0x02 /* Software reboot */
40
wdenkf1d0ff42005-04-13 23:15:10 +000041#define CONFIG_BOARD_EARLY_INIT_R
42
Becky Bruce03ea1be2008-05-08 19:02:12 -050043#define CONFIG_HIGH_BATS 1 /* High BATs supported */
44
wdenkf1d0ff42005-04-13 23:15:10 +000045/*
46 * Serial console configuration
47 */
48#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
49#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020050#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
wdenkf1d0ff42005-04-13 23:15:10 +000051
Jon Loeliger37ec35e2007-07-04 22:31:56 -050052
wdenkf1d0ff42005-04-13 23:15:10 +000053/*
Jon Loeligere54e77a2007-07-10 09:29:01 -050054 * BOOTP options
55 */
56#define CONFIG_BOOTP_BOOTFILESIZE
57#define CONFIG_BOOTP_BOOTPATH
58#define CONFIG_BOOTP_GATEWAY
59#define CONFIG_BOOTP_HOSTNAME
60
61
62/*
Jon Loeliger37ec35e2007-07-04 22:31:56 -050063 * Command line configuration.
wdenkf1d0ff42005-04-13 23:15:10 +000064 */
Jon Loeliger37ec35e2007-07-04 22:31:56 -050065#include <config_cmd_default.h>
wdenkf1d0ff42005-04-13 23:15:10 +000066
Jon Loeliger37ec35e2007-07-04 22:31:56 -050067#define CONFIG_CMD_ASKENV
68#define CONFIG_CMD_DATE
69#define CONFIG_CMD_DHCP
70#define CONFIG_CMD_IMMAP
71#define CONFIG_CMD_MII
72#define CONFIG_CMD_NFS
73#define CONFIG_CMD_REGINFO
74#define CONFIG_CMD_SNTP
75
wdenkf1d0ff42005-04-13 23:15:10 +000076
77/*
78 * MUST be low boot - HIGHBOOT is not supported anymore
79 */
80#if (TEXT_BASE == 0xFE000000) /* Boot low with 32 MB Flash */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020081# define CONFIG_SYS_LOWBOOT 1
82# define CONFIG_SYS_LOWBOOT16 1
wdenkf1d0ff42005-04-13 23:15:10 +000083#else
84# error "TEXT_BASE must be 0xFE000000"
85#endif
86
87/*
88 * Autobooting
89 */
90#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
91
92#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk1baed662008-03-03 12:16:44 +010093 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenkf1d0ff42005-04-13 23:15:10 +000094 "echo"
95
96#undef CONFIG_BOOTARGS
97
98#define CONFIG_EXTRA_ENV_SETTINGS \
99 "netdev=eth0\0" \
100 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +0100101 "nfsroot=${serverip}:${rootpath}\0" \
wdenkf1d0ff42005-04-13 23:15:10 +0000102 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +0100103 "addip=setenv bootargs ${bootargs} " \
104 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
105 ":${hostname}:${netdev}:off panic=1\0" \
wdenkf1d0ff42005-04-13 23:15:10 +0000106 "flash_nfs=run nfsargs addip;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +0100107 "bootm ${kernel_addr}\0" \
wdenkf1d0ff42005-04-13 23:15:10 +0000108 "flash_self=run ramargs addip;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +0100109 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
110 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenkf1d0ff42005-04-13 23:15:10 +0000111 "rootpath=/opt/eldk/ppc_6xx\0" \
112 "bootfile=/tftpboot/canmb/uImage\0" \
113 ""
114
115#define CONFIG_BOOTCOMMAND "run flash_self"
116
117/*
118 * IPB Bus clocking configuration.
119 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200120#undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
wdenkf1d0ff42005-04-13 23:15:10 +0000121
122/*
123 * Flash configuration, expect one 16 Megabyte Bank at most
124 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200125#define CONFIG_SYS_FLASH_BASE 0xFE000000
126#define CONFIG_SYS_FLASH_SIZE 0x02000000
127#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
128#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
wdenkf1d0ff42005-04-13 23:15:10 +0000129
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
131#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
wdenkf1d0ff42005-04-13 23:15:10 +0000132
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200133#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200134#define CONFIG_SYS_FLASH_CFI
135#define CONFIG_SYS_FLASH_EMPTY_INFO
wdenkf1d0ff42005-04-13 23:15:10 +0000136
137/*
wdenkf1d0ff42005-04-13 23:15:10 +0000138 * Environment settings
139 */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200140#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200141#define CONFIG_ENV_OFFSET (2*128*1024)
142#define CONFIG_ENV_SIZE 0x2000
143#define CONFIG_ENV_SECT_SIZE (128*1024)
wdenkf1d0ff42005-04-13 23:15:10 +0000144
145/*
146 * Memory map
147 *
148 * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000
149 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200150#define CONFIG_SYS_MBAR 0xf0000000 /* DO NOT CHANGE this */
151#define CONFIG_SYS_SDRAM_BASE 0x00000000
152#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
wdenkf1d0ff42005-04-13 23:15:10 +0000153
154/* Use SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200155#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
156#define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */
wdenkf1d0ff42005-04-13 23:15:10 +0000157
158
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200159#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
160#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
161#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkf1d0ff42005-04-13 23:15:10 +0000162
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200163#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
164#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
165# define CONFIG_SYS_RAMBOOT 1
wdenkf1d0ff42005-04-13 23:15:10 +0000166#endif
167
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200168#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
169#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
170#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkf1d0ff42005-04-13 23:15:10 +0000171
172/*
173 * Ethernet configuration
174 */
175#define CONFIG_MPC5xxx_FEC 1
wdenkfaaa6022005-04-21 21:10:22 +0000176#define CONFIG_PHY_ADDR 0x0
wdenkf1d0ff42005-04-13 23:15:10 +0000177/*
178 * GPIO configuration:
179 * PSC1,2,3 predefined as UART
180 * PCI disabled
181 * Ethernet 100 with MD
182 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200183#define CONFIG_SYS_GPS_PORT_CONFIG 0x00058444
wdenkf1d0ff42005-04-13 23:15:10 +0000184
185/*
186 * Miscellaneous configurable options
187 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188#define CONFIG_SYS_LONGHELP /* undef to save memory */
189#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500190#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200191# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkf1d0ff42005-04-13 23:15:10 +0000192#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200193# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkf1d0ff42005-04-13 23:15:10 +0000194#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200195#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
196#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
197#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkf1d0ff42005-04-13 23:15:10 +0000198
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200199#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
200#define CONFIG_SYS_MEMTEST_END 0x01f00000 /* 1 ... 31 MB in DRAM */
wdenkf1d0ff42005-04-13 23:15:10 +0000201
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200202#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
wdenkf1d0ff42005-04-13 23:15:10 +0000203
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200204#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkf1d0ff42005-04-13 23:15:10 +0000205
206#define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
207
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200208#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500209#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200210# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500211#endif
212
wdenkf1d0ff42005-04-13 23:15:10 +0000213/*
214 * Various low-level settings
215 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200216#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
217#define CONFIG_SYS_HID0_FINAL HID0_ICE
wdenkf1d0ff42005-04-13 23:15:10 +0000218
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200219#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
220#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
221#define CONFIG_SYS_BOOTCS_CFG 0x00047D01
222#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
223#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
wdenkf1d0ff42005-04-13 23:15:10 +0000224
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200225#define CONFIG_SYS_CS_BURST 0x00000000
226#define CONFIG_SYS_CS_DEADCYCLE 0x33333333
wdenkf1d0ff42005-04-13 23:15:10 +0000227
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200228#define CONFIG_SYS_RESET_ADDRESS 0x7f000000
wdenkf1d0ff42005-04-13 23:15:10 +0000229
230#endif /* __CONFIG_H */