blob: 9f89cca0b0175a3911a4e7dc773c1f920719c90b [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Evgeni Dobreve80958b2014-12-08 17:49:42 +01002/*
3 * Copyright (C) 2014 Evgeni Dobrev <evgeni@studio-punkt.com>
4 *
5 * based on work from:
6 * (C) Copyright 2009
7 * Marvell Semiconductor <www.marvell.com>
8 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
Evgeni Dobreve80958b2014-12-08 17:49:42 +01009 */
10
11#ifndef _CONFIG_NAS220_H
12#define _CONFIG_NAS220_H
13
14/*
Evgeni Dobreve80958b2014-12-08 17:49:42 +010015 * High Level Configuration Options (easy to change)
16 */
17#define CONFIG_FEROCEON_88FR131 /* #define CPU Core subversion */
18#define CONFIG_KW88F6192 /* SOC Name */
Evgeni Dobreve80958b2014-12-08 17:49:42 +010019
20/* power-on led, regulator, sata0, sata1 */
21#define NAS220_GE_OE_VAL_LOW ((1 << 12)|(1 << 14)|(1 << 24)|(1 << 28))
22#define NAS220_GE_OE_VAL_HIGH (0)
23#define NAS220_GE_OE_LOW (~((1 << 12)|(1 << 14)|(1 << 24)|(1 << 28)))
24#define NAS220_GE_OE_HIGH (~(0))
25
26/* PHY related */
27#define MV88E1116_LED_FCTRL_REG 10
28#define MV88E1116_CPRSP_CR3_REG 21
29#define MV88E1116_MAC_CTRL_REG 21
30#define MV88E1116_PGADR_REG 22
31#define MV88E1116_RGMII_TXTM_CTRL (1 << 4)
32#define MV88E1116_RGMII_RXTM_CTRL (1 << 5)
33
Evgeni Dobreve80958b2014-12-08 17:49:42 +010034#include "mv-common.h"
35
Evgeni Dobreve80958b2014-12-08 17:49:42 +010036/*
37 * Environment variables configurations
38 */
Evgeni Dobreve80958b2014-12-08 17:49:42 +010039
40/*
41 * Default environment variables
42 */
Evgeni Dobreve80958b2014-12-08 17:49:42 +010043
44#define CONFIG_EXTRA_ENV_SETTINGS \
45 "bootargs=console=ttyS0,115200\0" \
46 "mtdparts=mtdparts=orion_nand:0xa0000@0x0(uboot),"\
47 "0x010000@0xa0000(env),"\
48 "0x500000@0xc0000(uimage),"\
49 "0x1a40000@0x5c0000(rootfs)\0" \
50 "mtdids=nand0=orion_nand\0"\
Evgeni Dobreve80958b2014-12-08 17:49:42 +010051 "autostart=no\0"\
52 "autoload=no\0"
53
54/*
55 * Ethernet Driver configuration
56 */
57#ifdef CONFIG_CMD_NET
58#define CONFIG_MVGBE_PORTS {1, 0} /* enable port 0 only */
59#define CONFIG_PHY_BASE_ADR 8
60#endif /* CONFIG_CMD_NET */
61
62/*
Evgeni Dobreve80958b2014-12-08 17:49:42 +010063 * File system
64 */
Evgeni Dobreve80958b2014-12-08 17:49:42 +010065#define CONFIG_JFFS2_NAND
66#define CONFIG_JFFS2_LZO
Evgeni Dobreve80958b2014-12-08 17:49:42 +010067
68/*
Evgeni Dobreve80958b2014-12-08 17:49:42 +010069 * EFI partition
70 */
Evgeni Dobreve80958b2014-12-08 17:49:42 +010071
Evgeni Dobreve80958b2014-12-08 17:49:42 +010072#define CONFIG_KIRKWOOD_GPIO
73
74#endif /* _CONFIG_NAS220_H */