blob: e6b774f2c318ef1ad20a76f4d4f72deba8d379ad [file] [log] [blame]
wdenk5f495752004-02-26 23:46:20 +00001/*
2 * Copyright (C) 2004 by FS Forth-Systeme GmbH.
3 * All rights reserved.
4 * Markus Pietrek <mpietrek@fsforth.de>
5 *
6 * Configuation settings for the NetSilicon NS9750 DevBoard
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
wdenk5f495752004-02-26 23:46:20 +000031 * High Level Configuration Options
32 * (easy to change)
33 */
34#define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
35#define CONFIG_NS9750 1 /* in an NetSilicon NS9750 SoC */
36#define CONFIG_NS9750DEV 1 /* on an NetSilicon NS9750 DevBoard */
37
38/* input clock of PLL */
39#define CONFIG_SYS_CLK_FREQ 324403200 /* Don't use PLL. SW11-4 off */
40
41#define CPU_CLK_FREQ (CONFIG_SYS_CLK_FREQ/2)
42#define AHB_CLK_FREQ (CONFIG_SYS_CLK_FREQ/4)
43#define BBUS_CLK_FREQ (CONFIG_SYS_CLK_FREQ/8)
44
45#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
46/*@TODO #define CONFIG_STATUS_LED*/
47#define CONFIG_USE_IRQ
48
49/*
50 * Size of malloc() pool
51 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020052#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk5f495752004-02-26 23:46:20 +000053 * data */
54
55/*
56 * Hardware drivers
57 */
Jean-Christophe PLAGNIOL-VILLARD0e9551b2008-08-13 01:40:39 +020058#define CONFIG_NS9750_UART 1 /* use on-chip UART */
wdenk5f495752004-02-26 23:46:20 +000059#define CONFIG_DRIVER_NS9750_ETHERNET 1 /* use on-chip ethernet */
60
61/*
62 * select serial console configuration
63 */
Wolfgang Denka1be4762008-05-20 16:00:29 +020064#define CONFIG_CONS_INDEX 1 /* Port B */
wdenk5f495752004-02-26 23:46:20 +000065
66/* allow to overwrite serial and ethaddr */
67#define CONFIG_ENV_OVERWRITE
68
69#define CONFIG_BAUDRATE 38400
70
wdenk5f495752004-02-26 23:46:20 +000071
Jon Loeliger74fdb632007-07-04 22:33:07 -050072/*
Jon Loeliger140b69c2007-07-10 09:38:02 -050073 * BOOTP options
74 */
75#define CONFIG_BOOTP_BOOTFILESIZE
76#define CONFIG_BOOTP_BOOTPATH
77#define CONFIG_BOOTP_GATEWAY
78#define CONFIG_BOOTP_HOSTNAME
79
80
81/*
Jon Loeliger74fdb632007-07-04 22:33:07 -050082 * Command line configuration.
83 */
84
85#define CONFIG_CMD_BDI
86#define CONFIG_CMD_CONSOLE
87#define CONFIG_CMD_LOADB
88#define CONFIG_CMD_LOADS
89#define CONFIG_CMD_MEMORY
90#define CONFIG_CMD_NET
91#define CONFIG_CMD_PING
92
wdenk5f495752004-02-26 23:46:20 +000093
94#define CONFIG_BOOTDELAY 3
Wolfgang Denka1be4762008-05-20 16:00:29 +020095/*#define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,9600" */
wdenk5f495752004-02-26 23:46:20 +000096
97#define CONFIG_ETHADDR 00:04:f3:ff:ff:fb /*@TODO unset */
98#define CONFIG_NETMASK 255.255.255.0
99#define CONFIG_IPADDR 192.168.42.30
100#define CONFIG_SERVERIP 192.168.42.1
101
102/*#define CONFIG_BOOTFILE "elinos-lart" */
103/*#define CONFIG_BOOTCOMMAND "tftp; bootm" */
104
Jon Loeliger74fdb632007-07-04 22:33:07 -0500105#if defined(CONFIG_CMD_KGDB)
wdenk5f495752004-02-26 23:46:20 +0000106#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
107/* what's this ? it's not used anywhere */
108#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
109#endif
110
111/*
112 * Miscellaneous configurable options
113 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200114#define CONFIG_SYS_LONGHELP /* undef to save memory */
115#define CONFIG_SYS_PROMPT "NS9750DEV # " /* Monitor Command Prompt */
116#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
117#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
118#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
119#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk5f495752004-02-26 23:46:20 +0000120
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200121#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
122#define CONFIG_SYS_MEMTEST_END 0x00780000 /* 7,5 MB in DRAM */ /* @TODO */
wdenk5f495752004-02-26 23:46:20 +0000123
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124#define CONFIG_SYS_LOAD_ADDR 0x00600000 /* default load address */ /* @TODO */
wdenk5f495752004-02-26 23:46:20 +0000125
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200126#define CONFIG_SYS_HZ (CPU_CLK_FREQ/64)
wdenk5f495752004-02-26 23:46:20 +0000127
128/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200129#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk5f495752004-02-26 23:46:20 +0000130
131#define NS9750_ETH_PHY_ADDRESS (0x0000)
132
133/*-----------------------------------------------------------------------
134 * Stack sizes
135 *
136 * The stack sizes are set up in start.S using the settings below
137 */
138#define CONFIG_STACKSIZE (128*1024) /* regular stack */
139#ifdef CONFIG_USE_IRQ
140#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
141#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
142#endif
143
144/*-----------------------------------------------------------------------
145 * Physical Memory Map
146 */
147/* TODO */
148#define CONFIG_NR_DRAM_BANKS 2 /* we have 1 bank of DRAM */
149#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
150#define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
151#define PHYS_SDRAM_2 0x10000000 /* SDRAM Bank #1 */
152#define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
153
154#define PHYS_FLASH_1 0x50000000 /* Flash Bank #1 */
155
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
wdenk5f495752004-02-26 23:46:20 +0000157
158/*-----------------------------------------------------------------------
159 * FLASH and environment organization
160 */
161
162/* @TODO*/
163#define CONFIG_AMD_LV400 1 /* uncomment this if you have a LV400 flash */
164#if 0
165#define CONFIG_AMD_LV800 1 /* uncomment this if you have a LV800 flash */
166#endif
167
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200168#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenk5f495752004-02-26 23:46:20 +0000169#ifdef CONFIG_AMD_LV800
170#define PHYS_FLASH_SIZE 0x00100000 /* 1MB */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200171#define CONFIG_SYS_MAX_FLASH_SECT (19) /* max number of sectors on one chip */
172#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x0F0000) /* addr of environment */
wdenk5f495752004-02-26 23:46:20 +0000173#endif
174#ifdef CONFIG_AMD_LV400
175#define PHYS_FLASH_SIZE 0x00080000 /* 512KB */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200176#define CONFIG_SYS_MAX_FLASH_SECT (11) /* max number of sectors on one chip */
177#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000) /* addr of environment */
wdenk5f495752004-02-26 23:46:20 +0000178#endif
179
180/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181#define CONFIG_SYS_FLASH_ERASE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
182#define CONFIG_SYS_FLASH_WRITE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk5f495752004-02-26 23:46:20 +0000183
184/* @TODO */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200185/*#define CONFIG_ENV_IS_IN_FLASH 1*/
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200186#define CONFIG_ENV_IS_NOWHERE
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200187#define CONFIG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
wdenk5f495752004-02-26 23:46:20 +0000188
189#ifdef CONFIG_STATUS_LED
190
191extern void __led_init(led_id_t mask, int state);
192extern void __led_toggle(led_id_t mask);
193extern void __led_set(led_id_t mask, int state);
194
195#endif /* CONFIG_STATUS_LED */
196
197#endif /* __CONFIG_H */