Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e86e9e2ff7e89f6d377157e758c8edbc57d4d161 / . / configs / grpeach_defconfig
blob: 4a3a3f1b21cefe4fc405839a99e9c4aff3ac485b [file] [log] [blame]
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]3CONFIG_ARCH_RMOBILE=y
4CONFIG_SYS_TEXT_BASE=0x18000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_SIZE=0x10000
7CONFIG_ENV_OFFSET=0x80000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]8CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinie065fb12021-08-28 21:34:49 -0400[diff] [blame]9CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="r7s72100-gr-peach-u-boot"
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_RZA1=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]13CONFIG_SYS_LOAD_ADDR=0x20400000
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]14CONFIG_BOOTDELAY=3
Tom Rini97faf612020-06-16 19:06:12 -0400[diff] [blame]15CONFIG_USE_BOOTARGS=y
16CONFIG_BOOTARGS="ignore_loglevel"
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]17# CONFIG_DISPLAY_CPUINFO is not set
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]18# CONFIG_BOARD_EARLY_INIT_F is not set
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]19CONFIG_HUSH_PARSER=y
20# CONFIG_CMD_ELF is not set
21CONFIG_CMD_GPIO=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]22CONFIG_CMD_USB=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]23CONFIG_CMD_DHCP=y
24CONFIG_CMD_MII=y
25CONFIG_CMD_PING=y
26CONFIG_CMD_SNTP=y
27CONFIG_CMD_CACHE=y
28CONFIG_CMD_FAT=y
29CONFIG_CMD_FS_GENERIC=y
30CONFIG_MAC_PARTITION=y
31CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]32CONFIG_ENV_OVERWRITE=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]33CONFIG_ENV_IS_IN_SPI_FLASH=y
34CONFIG_USE_ENV_SPI_BUS=y
35CONFIG_ENV_SPI_BUS=0
36CONFIG_USE_ENV_SPI_CS=y
37CONFIG_ENV_SPI_CS=0
38CONFIG_USE_ENV_SPI_MAX_HZ=y
39CONFIG_ENV_SPI_MAX_HZ=50000000
40CONFIG_USE_ENV_SPI_MODE=y
41CONFIG_ENV_SPI_MODE=0x0
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]42CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]43CONFIG_NET_RANDOM_ETHADDR=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]44CONFIG_RZA1_GPIO=y
45CONFIG_LED=y
46CONFIG_LED_GPIO=y
47# CONFIG_MMC is not set
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]48CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]49CONFIG_DM_SPI_FLASH=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]50CONFIG_SPI_FLASH_MACRONIX=y
51# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]52CONFIG_BITBANGMII=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]53CONFIG_DM_ETH=y
54CONFIG_SH_ETHER=y
55CONFIG_PINCTRL=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]56CONFIG_DM_REGULATOR=y
57CONFIG_DM_REGULATOR_FIXED=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]58CONFIG_SCIF_CONSOLE=y
59CONFIG_SPI=y
60CONFIG_DM_SPI=y
61CONFIG_RENESAS_RPC_SPI=y
62CONFIG_TIMER=y
63CONFIG_RENESAS_OSTM_TIMER=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]64CONFIG_USB=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]65CONFIG_USB_R8A66597_HCD=y
66CONFIG_USB_STORAGE=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]67CONFIG_OF_LIBFDT_OVERLAY=y
68# CONFIG_EFI_LOADER is not set