blob: bbdd53ea8d19af1ef38bfa1889f1eede3ab8e26c [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Lukasz Majewskie7f7c082018-04-05 09:04:38 +02002/*
3 * K+P iMX6Q KP_IMX6Q_TPC board configuration
4 *
5 * Copyright (C) 2018 Lukasz Majewski <lukma@denx.de>
Lukasz Majewskie7f7c082018-04-05 09:04:38 +02006 */
7
8#ifndef __KP_IMX6Q_TPC_IMX6_CONFIG_H_
9#define __KP_IMX6Q_TPC_IMX6_CONFIG_H_
10
11#include <asm/arch/imx-regs.h>
12
13#include "mx6_common.h"
14
15/* SPL */
16#include "imx6_spl.h" /* common IMX6 SPL configuration */
17
18/* Miscellaneous configurable options */
19#define CONFIG_CMDLINE_TAG
20#define CONFIG_SETUP_MEMORY_TAGS
21#define CONFIG_INITRD_TAG
22#define CONFIG_REVISION_TAG
23
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020024/* FEC ethernet */
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020025#define CONFIG_ARP_TIMEOUT 200UL
26
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020027/* USB Configs */
28#ifdef CONFIG_CMD_USB
29#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
30#define CONFIG_USB_HOST_ETHER
31#define CONFIG_USB_ETHER_ASIX
32#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
33#define CONFIG_MXC_USB_FLAGS 0
34#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
35#endif
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020036
37#ifndef CONFIG_SPL_BUILD
38#define CONFIG_EXTRA_ENV_SETTINGS \
39 "console=ttymxc0,115200\0" \
40 "fdt_addr=0x18000000\0" \
41 "fdt_high=0xffffffff\0" \
42 "initrd_high=0xffffffff\0" \
43 "kernel_addr_r=0x10008000\0" \
44 "fdt_addr_r=0x13000000\0" \
45 "ramdisk_addr_r=0x18000000\0" \
46 "scriptaddr=0x14000000\0" \
47 "kernel_file=fitImage\0"\
48 "rdinit=/sbin/init\0" \
49 "addinitrd=setenv bootargs ${bootargs} rdinit=${rdinit} ${debug} \0" \
50 "fit_config=mx6q_tpc70_conf\0" \
Lukasz Majewskiab875e82019-10-10 16:11:22 +020051 "uboot_file=u-boot.img\0" \
52 "SPL_file=SPL\0" \
53 "wic_file=kp-image-kpimx6qtpc.wic\0" \
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020054 "upd_image=st.4k\0" \
Lukasz Majewski3272eaa2019-10-10 16:11:30 +020055 "updargs=setenv bootargs console=${console} ${smp} ${displayargs}\0" \
56 "initrd_ram_dev=/dev/ram\0" \
57 "addswupdate=setenv bootargs ${bootargs} root=${initrd_ram_dev} rw\0" \
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020058 "loadusb=usb start; " \
59 "fatload usb 0 ${loadaddr} ${upd_image}\0" \
Lukasz Majewskiab875e82019-10-10 16:11:22 +020060 "upd_uboot_sd=" \
61 "if tftp ${loadaddr} ${uboot_file}; then " \
62 "setexpr blkc ${filesize} / 0x200;" \
63 "setexpr blkc ${blkc} + 1;" \
64 "mmc write ${loadaddr} 0x8A ${blkc};" \
65 "fi;\0" \
66 "upd_SPL_sd=" \
67 "if tftp ${loadaddr} ${SPL_file}; then " \
68 "setexpr blkc ${filesize} / 0x200;" \
69 "setexpr blkc ${blkc} + 1;" \
70 "mmc write ${loadaddr} 0x2 ${blkc};" \
71 "fi;\0" \
Lukasz Majewski1181e4a2019-10-10 16:11:23 +020072 "upd_SPL_mmc=mmc dev 1; mmc partconf 1 0 1 1; run upd_SPL_sd\0" \
73 "upd_uboot_mmc=mmc dev 1; mmc partconf 1 0 1 1; run upd_uboot_sd\0" \
74 "up_mmc=run upd_SPL_mmc; run upd_uboot_mmc\0" \
75 "up_sd=run upd_SPL_sd; run upd_uboot_sd\0" \
Lukasz Majewskiab875e82019-10-10 16:11:22 +020076 "upd_wic=" \
77 "if tftp ${loadaddr} ${wic_file}; then " \
78 "setexpr blkc ${filesize} / 0x200;" \
79 "setexpr blkc ${blkc} + 1;" \
80 "mmc write ${loadaddr} 0x0 ${blkc};" \
81 "fi;\0" \
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020082 "usbupd=echo Booting update from usb ...; " \
83 "setenv bootargs; " \
84 "run updargs; " \
Lukasz Majewski3272eaa2019-10-10 16:11:30 +020085 "run addinitrd; " \
86 "run addswupdate; " \
Lukasz Majewskie7f7c082018-04-05 09:04:38 +020087 "run loadusb; " \
88 "bootm ${loadaddr}#${fit_config}\0" \
89 BOOTENV
90
91#define CONFIG_BOOTCOMMAND "run usbupd; run distro_bootcmd"
92
93#define BOOT_TARGET_DEVICES(func) \
94 func(MMC, mmc, 0) \
95 func(MMC, mmc, 1) \
96 func(USB, usb, 0) \
97 func(DHCP, dhcp, na)
98
99#include <config_distro_bootcmd.h>
100#endif
101
102/* Physical Memory Map */
Lukasz Majewskie7f7c082018-04-05 09:04:38 +0200103#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
104
105#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
106#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
107#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
108
109#define CONFIG_SYS_INIT_SP_OFFSET \
110 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
111
112#define CONFIG_SYS_INIT_SP_ADDR \
113 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
114
115/* Environment */
Lukasz Majewskie7f7c082018-04-05 09:04:38 +0200116
117#endif /* __KP_IMX6Q_TPC_IMX6_CONFIG_H_ */