blob: 08930f48d7be4d0dc8605a4b962cfb4471cc7fab [file] [log] [blame]
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -05001/*
2 *
3 * (C) Copyright 2000-2003
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
Alison Wang8d8dac92012-03-26 21:49:08 +00006 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -05007 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29#include <watchdog.h>
30#include <command.h>
Ben Warren2f2b6b62008-08-31 22:22:04 -070031#include <netdev.h>
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050032
33#include <asm/immap.h>
Alison Wang8d8dac92012-03-26 21:49:08 +000034#include <asm/io.h>
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050035
36DECLARE_GLOBAL_DATA_PTR;
37
Mike Frysinger6d1f6982010-10-20 03:41:17 -040038int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050039{
Alison Wang8d8dac92012-03-26 21:49:08 +000040 rcm_t *rcm = (rcm_t *) (MMAP_RCM);
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050041 udelay(1000);
Alison Wangfdc2fb12012-10-18 19:25:51 +000042 out_8(&rcm->rcr, RCM_RCR_FRCRSTOUT);
43 udelay(10000);
Alison Wang8d8dac92012-03-26 21:49:08 +000044 setbits_8(&rcm->rcr, RCM_RCR_SOFTRST);
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050045
46 /* we don't return! */
47 return 0;
48};
49
50int checkcpu(void)
51{
Alison Wang8d8dac92012-03-26 21:49:08 +000052 ccm_t *ccm = (ccm_t *) MMAP_CCM;
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050053 u16 msk;
54 u16 id = 0;
55 u8 ver;
56
57 puts("CPU: ");
Alison Wang8d8dac92012-03-26 21:49:08 +000058 msk = (in_be16(&ccm->cir) >> 6);
59 ver = (in_be16(&ccm->cir) & 0x003f);
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050060 switch (msk) {
61 case 0x48:
62 id = 54455;
63 break;
64 case 0x49:
65 id = 54454;
66 break;
67 case 0x4a:
68 id = 54453;
69 break;
70 case 0x4b:
71 id = 54452;
72 break;
73 case 0x4d:
74 id = 54451;
75 break;
76 case 0x4f:
77 id = 54450;
78 break;
Alison Wangfdc2fb12012-10-18 19:25:51 +000079 case 0x9F:
80 id = 54410;
81 break;
82 case 0xA0:
83 id = 54415;
84 break;
85 case 0xA1:
86 id = 54416;
87 break;
88 case 0xA2:
89 id = 54417;
90 break;
91 case 0xA3:
92 id = 54418;
93 break;
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050094 }
95
96 if (id) {
Wolfgang Denk20591042008-10-19 02:35:49 +020097 char buf1[32], buf2[32], buf3[32];
98
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -050099 printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
100 ver);
Wolfgang Denk20591042008-10-19 02:35:49 +0200101 printf(" CPU CLK %s MHz BUS CLK %s MHz FLB CLK %s MHz\n",
102 strmhz(buf1, gd->cpu_clk),
103 strmhz(buf2, gd->bus_clk),
Simon Glass568a7b62012-12-13 20:49:07 +0000104 strmhz(buf3, gd->arch.flb_clk));
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -0500105#ifdef CONFIG_PCI
Wolfgang Denk20591042008-10-19 02:35:49 +0200106 printf(" PCI CLK %s MHz INP CLK %s MHz VCO CLK %s MHz\n",
107 strmhz(buf1, gd->pci_clk),
Simon Glass568a7b62012-12-13 20:49:07 +0000108 strmhz(buf2, gd->arch.inp_clk),
109 strmhz(buf3, gd->arch.vco_clk));
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -0500110#else
Wolfgang Denk20591042008-10-19 02:35:49 +0200111 printf(" INP CLK %s MHz VCO CLK %s MHz\n",
Simon Glass568a7b62012-12-13 20:49:07 +0000112 strmhz(buf1, gd->arch.inp_clk),
113 strmhz(buf2, gd->arch.vco_clk));
TsiChungLiewfc3ca3b62007-08-16 15:05:11 -0500114#endif
115 }
116
117 return 0;
118}
Ben Warren90c96db2008-08-26 22:16:25 -0700119
120#if defined(CONFIG_MCFFEC)
121/* Default initializations for MCFFEC controllers. To override,
122 * create a board-specific function called:
123 * int board_eth_init(bd_t *bis)
124 */
125
Ben Warren90c96db2008-08-26 22:16:25 -0700126int cpu_eth_init(bd_t *bis)
127{
128 return mcffec_initialize(bis);
129}
130#endif