blob: cf058d22a95710871b1d65f6d330f03d4b08dde1 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Mingkai Hu0e58b512015-10-26 19:47:50 +08002/*
3 * Copyright 2015 Freescale Semiconductor, Inc.
4 *
Mingkai Hu0e58b512015-10-26 19:47:50 +08005 */
6
7#ifndef __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_
8#define __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_
9
10#include <common.h>
11
12enum mxc_clock {
13 MXC_ARM_CLK = 0,
14 MXC_BUS_CLK,
15 MXC_UART_CLK,
16 MXC_ESDHC_CLK,
17 MXC_I2C_CLK,
18 MXC_DSPI_CLK,
19};
20
21unsigned int mxc_get_clock(enum mxc_clock clk);
Simon Glass243182c2017-05-17 08:23:06 -060022ulong get_ddr_freq(ulong);
23uint get_svr(void);
Mingkai Hu0e58b512015-10-26 19:47:50 +080024
25#endif /* __ASM_ARCH_FSL_LAYERSCAPE_CLOCK_H_ */