blob: 5f7a4ac704fd4e43851c09135eb711ab42d141be [file] [log] [blame]
Pali Rohár248ef0a2012-10-29 07:54:01 +00001/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020016 * SPDX-License-Identifier: GPL-2.0+
Pali Rohár248ef0a2012-10-29 07:54:01 +000017 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
25
26#define CONFIG_OMAP /* in a TI OMAP core */
Pali Rohár248ef0a2012-10-29 07:54:01 +000027#define CONFIG_OMAP3430 /* which is in a 3430 */
28#define CONFIG_OMAP3_RX51 /* working with RX51 */
29#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
Lokesh Vutla56055052013-07-30 11:36:30 +053030#define CONFIG_OMAP_COMMON
Nishanth Menon53fee1e2015-03-09 17:12:09 -050031/* Common ARM Erratas */
32#define CONFIG_ARM_ERRATA_454179
33#define CONFIG_ARM_ERRATA_430973
34#define CONFIG_ARM_ERRATA_621766
Pali Rohár248ef0a2012-10-29 07:54:01 +000035
36#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
37
38/*
39 * Nokia X-Loader loading secondary image to address 0x80400000
40 * NOLO loading boot image to random place, so it doesn't really
41 * matter what we set this to. We have to copy u-boot to this address
42 */
43#define CONFIG_SYS_TEXT_BASE 0x80008000
44
45#define CONFIG_SDRC /* The chip has SDRC controller */
46
47#include <asm/arch/cpu.h> /* get chip and board defs */
Nishanth Menonfa96c962015-03-09 17:12:04 -050048#include <asm/arch/omap.h>
Pali Rohár248ef0a2012-10-29 07:54:01 +000049#include <asm/arch/mem.h>
50#include <linux/stringify.h>
51
Pali Rohár248ef0a2012-10-29 07:54:01 +000052/* Clock Defines */
53#define V_OSCK 26000000 /* Clock output from T2 */
54#define V_SCLK (V_OSCK >> 1)
55
56#undef CONFIG_USE_IRQ /* no support for IRQs */
57#define CONFIG_MISC_INIT_R
58#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
59
60#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
61#define CONFIG_INITRD_TAG /* enable passing initrd */
62#define CONFIG_REVISION_TAG /* enable passing revision tag*/
63#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
64
65/*
66 * Size of malloc() pool
67 */
68#define CONFIG_ENV_SIZE (128 << 10)
69#define CONFIG_UBI_SIZE (512 << 10)
70#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
71 (128 << 10))
72
73/*
74 * Hardware drivers
75 */
76
77/*
78 * NS16550 Configuration
79 */
80#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
81
Pali Rohár248ef0a2012-10-29 07:54:01 +000082#define CONFIG_SYS_NS16550_SERIAL
83#define CONFIG_SYS_NS16550_REG_SIZE (-4)
84#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
85
86/*
87 * select serial console configuration
88 */
89#define CONFIG_CONS_INDEX 3
90#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
91#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
92
93/* allow to overwrite serial and ethaddr */
94#define CONFIG_ENV_OVERWRITE
95#define CONFIG_BAUDRATE 115200
96#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
97#define CONFIG_MMC
98#define CONFIG_GENERIC_MMC
99#define CONFIG_OMAP_HSMMC
100#define CONFIG_DOS_PARTITION
101
102/* USB */
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +0200103#define CONFIG_USB_MUSB_UDC
104#define CONFIG_USB_MUSB_HCD
Pali Rohár248ef0a2012-10-29 07:54:01 +0000105#define CONFIG_USB_OMAP3
106#define CONFIG_TWL4030_USB
107
108/* USB device configuration */
109#define CONFIG_USB_DEVICE
110#define CONFIG_USBD_VENDORID 0x0421
111#define CONFIG_USBD_PRODUCTID 0x01c8
112#define CONFIG_USBD_MANUFACTURER "Nokia"
113#define CONFIG_USBD_PRODUCT_NAME "N900"
114
115#define CONFIG_SYS_CONSOLE_IS_IN_ENV
116#define CONFIG_SYS_NO_FLASH
117
118/* commands to include */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000119
120#define CONFIG_CMDLINE_EDITING /* add command line history */
121#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
122
Pali Rohár13eb3e42013-03-07 05:15:19 +0000123#define CONFIG_CMD_BOOTMENU /* ANSI terminal Boot Menu */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000124#define CONFIG_CMD_CLEAR /* ANSI terminal clear screen command */
125
126#ifdef ONENAND_SUPPORT
127
128#define CONFIG_CMD_ONENAND /* ONENAND support */
129#define CONFIG_CMD_MTDPARTS /* mtd parts support */
130
131#ifdef UBIFS_SUPPORT
Pali Rohár248ef0a2012-10-29 07:54:01 +0000132#define CONFIG_CMD_UBIFS /* UBIFS Support */
133#endif
134
135#endif
136
Pali Rohár248ef0a2012-10-29 07:54:01 +0000137#define CONFIG_OMAP3_SPI
Heiko Schocherf53f2b82013-10-22 11:03:18 +0200138#define CONFIG_SYS_I2C
139#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
140#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
141#define CONFIG_SYS_I2C_OMAP34XX
Pali Rohár248ef0a2012-10-29 07:54:01 +0000142
143/*
144 * TWL4030
145 */
146#define CONFIG_TWL4030_POWER
147#define CONFIG_TWL4030_LED
148#define CONFIG_TWL4030_KEYPAD
149
150#define CONFIG_OMAP_GPIO
151#define GPIO_SLIDE 71
152
153/*
154 * Board ONENAND Info.
155 */
156
157#define PART1_NAME "bootloader"
158#define PART1_SIZE 128
159#define PART1_MULL 1024
160#define PART1_SUFF "k"
161#define PART1_OFFS 0x00000000
162#define PART1_MASK 0x00000003
163
164#define PART2_NAME "config"
165#define PART2_SIZE 384
166#define PART2_MULL 1024
167#define PART2_SUFF "k"
168#define PART2_OFFS 0x00020000
169#define PART2_MASK 0x00000000
170
171#define PART3_NAME "log"
172#define PART3_SIZE 256
173#define PART3_MULL 1024
174#define PART3_SUFF "k"
175#define PART3_OFFS 0x00080000
176#define PART3_MASK 0x00000000
177
178#define PART4_NAME "kernel"
179#define PART4_SIZE 2
180#define PART4_MULL 1024*1024
181#define PART4_SUFF "m"
182#define PART4_OFFS 0x000c0000
183#define PART4_MASK 0x00000000
184
185#define PART5_NAME "initfs"
186#define PART5_SIZE 2
187#define PART5_MULL 1024*1024
188#define PART5_SUFF "m"
189#define PART5_OFFS 0x002c0000
190#define PART5_MASK 0x00000000
191
192#define PART6_NAME "rootfs"
193#define PART6_SIZE 257280
194#define PART6_MULL 1024
195#define PART6_SUFF "k"
196#define PART6_OFFS 0x004c0000
197#define PART6_MASK 0x00000000
198
199#ifdef ONENAND_SUPPORT
200
Pali Rohár248ef0a2012-10-29 07:54:01 +0000201#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
202#define CONFIG_MTD_DEVICE
203#define CONFIG_MTD_PARTITIONS
204
205#ifdef UBIFS_SUPPORT
206#define CONFIG_RBTREE
207#define CONFIG_LZO
208#endif
209
210#define MTDIDS_DEFAULT "onenand0=onenand"
211#define MTDPARTS_DEFAULT "mtdparts=onenand:" \
212 __stringify(PART1_SIZE) PART1_SUFF "(" PART1_NAME ")ro," \
213 __stringify(PART2_SIZE) PART2_SUFF "(" PART2_NAME ")," \
214 __stringify(PART3_SIZE) PART3_SUFF "(" PART3_NAME ")," \
215 __stringify(PART4_SIZE) PART4_SUFF "(" PART4_NAME ")," \
216 __stringify(PART5_SIZE) PART5_SUFF "(" PART5_NAME ")," \
217 "-(" PART6_NAME ")"
218
219#endif
220
221/* Watchdog support */
222#define CONFIG_HW_WATCHDOG
223
224/*
225 * Framebuffer
226 */
227/* Video console */
228#define CONFIG_VIDEO
229#define CONFIG_CFB_CONSOLE
230#define CONFIG_CFB_CONSOLE_ANSI /* Enable ANSI escape codes in framebuffer */
231#define CONFIG_VIDEO_LOGO
232#define VIDEO_FB_16BPP_PIXEL_SWAP
233#define VIDEO_FB_16BPP_WORD_SWAP
234#define CONFIG_VIDEO_SW_CURSOR
235#define CONFIG_SPLASH_SCREEN
236
237/* functions for cfb_console */
238#define VIDEO_KBD_INIT_FCT rx51_kp_init()
239#define VIDEO_TSTC_FCT rx51_kp_tstc
240#define VIDEO_GETC_FCT rx51_kp_getc
241#ifndef __ASSEMBLY__
Simon Glass0d1e1f72014-07-23 06:54:59 -0600242struct stdio_dev;
Pali Rohár248ef0a2012-10-29 07:54:01 +0000243int rx51_kp_init(void);
Simon Glass0d1e1f72014-07-23 06:54:59 -0600244int rx51_kp_tstc(struct stdio_dev *sdev);
245int rx51_kp_getc(struct stdio_dev *sdev);
Pali Rohár248ef0a2012-10-29 07:54:01 +0000246#endif
247
248#ifndef MTDPARTS_DEFAULT
249#define MTDPARTS_DEFAULT
250#endif
251
252/* Environment information */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000253#define CONFIG_EXTRA_ENV_SETTINGS \
254 "mtdparts=" MTDPARTS_DEFAULT "\0" \
255 "usbtty=cdc_acm\0" \
256 "stdin=vga\0" \
257 "stdout=vga\0" \
258 "stderr=vga\0" \
259 "setcon=setenv stdin ${con};" \
260 "setenv stdout ${con};" \
261 "setenv stderr ${con}\0" \
262 "sercon=setenv con serial; run setcon\0" \
263 "usbcon=setenv con usbtty; run setcon\0" \
264 "vgacon=setenv con vga; run setcon\0" \
265 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
266 "switchmmc=mmc dev ${mmcnum}\0" \
267 "kernaddr=0x82008000\0" \
268 "initrdaddr=0x84008000\0" \
269 "scriptaddr=0x86008000\0" \
270 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
271 "${loadaddr} ${mmcfile}\0" \
272 "kernload=setenv loadaddr ${kernaddr};" \
273 "setenv mmcfile ${mmckernfile};" \
274 "run fileload\0" \
275 "initrdload=setenv loadaddr ${initrdaddr};" \
276 "setenv mmcfile ${mmcinitrdfile};" \
277 "run fileload\0" \
278 "scriptload=setenv loadaddr ${scriptaddr};" \
279 "setenv mmcfile ${mmcscriptfile};" \
280 "run fileload\0" \
281 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
282 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
283 "kernboot=echo Booting ${mmckernfile} from mmc " \
284 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
285 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
286 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
287 "attachboot=echo Booting attached kernel image ...;" \
288 "setenv setup_omap_atag 1;" \
289 "bootm ${attkernaddr};" \
290 "setenv setup_omap_atag\0" \
291 "trymmcscriptboot=if run switchmmc; then " \
292 "if run scriptload; then " \
293 "run scriptboot;" \
294 "fi;" \
295 "fi\0" \
296 "trymmckernboot=if run switchmmc; then " \
297 "if run kernload; then " \
298 "run kernboot;" \
299 "fi;" \
300 "fi\0" \
301 "trymmckerninitrdboot=if run switchmmc; then " \
302 "if run initrdload; then " \
303 "if run kernload; then " \
304 "run kerninitrdboot;" \
305 "fi;" \
306 "fi; " \
307 "fi\0" \
308 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
309 "setenv mmckernfile uImage; run trymmckernboot\0" \
310 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
311 "setenv mmcpart 2; run trymmcpartboot;" \
312 "setenv mmcpart 3; run trymmcpartboot;" \
313 "setenv mmcpart 4; run trymmcpartboot\0" \
314 "trymmcboot=if run switchmmc; then " \
315 "setenv mmctype fat;" \
316 "run trymmcallpartboot;" \
317 "setenv mmctype ext2;" \
318 "run trymmcallpartboot;" \
319 "setenv mmctype ext4;" \
320 "run trymmcallpartboot;" \
321 "fi\0" \
322 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
323 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000324 "menucmd=bootmenu\0" \
325 "bootmenu_0=Attached kernel=run attachboot\0" \
326 "bootmenu_1=Internal eMMC=run emmcboot\0" \
327 "bootmenu_2=External SD card=run sdboot\0" \
328 "bootmenu_3=U-Boot boot order=boot\0" \
329 "bootmenu_delay=30\0" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000330 ""
331
332#define CONFIG_PREBOOT \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000333 "setenv mmcnum 1; setenv mmcpart 1;" \
334 "setenv mmcscriptfile bootmenu.scr;" \
335 "if run switchmmc; then " \
336 "setenv mmcdone true;" \
337 "setenv mmctype fat;" \
338 "if run scriptload; then true; else " \
339 "setenv mmctype ext2;" \
340 "if run scriptload; then true; else " \
341 "setenv mmctype ext4;" \
342 "if run scriptload; then true; else " \
343 "setenv mmcdone false;" \
344 "fi;" \
345 "fi;" \
346 "fi;" \
347 "if ${mmcdone}; then " \
348 "run scriptboot;" \
349 "fi;" \
350 "fi;" \
351 "if run slide; then true; else " \
352 "setenv bootmenu_delay 0;" \
353 "setenv bootdelay 0;" \
354 "fi"
355
356#define CONFIG_POSTBOOTMENU \
357 "echo;" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000358 "echo Extra commands:;" \
359 "echo run sercon - Use serial port for control.;" \
360 "echo run usbcon - Use usbtty for control.;" \
361 "echo run vgacon - Use framebuffer/keyboard.;" \
362 "echo run sdboot - Boot from SD card slot.;" \
363 "echo run emmcboot - Boot internal eMMC memory.;" \
364 "echo run attachboot - Boot attached kernel image.;" \
365 "echo"
366
367#define CONFIG_BOOTCOMMAND \
368 "run sdboot;" \
369 "run emmcboot;" \
370 "run attachboot;" \
371 "echo"
372
Pali Rohár13eb3e42013-03-07 05:15:19 +0000373#define CONFIG_MENU
374#define CONFIG_MENU_SHOW
375
Pali Rohár248ef0a2012-10-29 07:54:01 +0000376/*
377 * Miscellaneous configurable options
378 */
379#define CONFIG_SYS_LONGHELP /* undef to save memory */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000380#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
381/* Print Buffer Size */
382#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
383 sizeof(CONFIG_SYS_PROMPT) + 16)
384#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
385/* Boot Argument Buffer Size */
386#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
387
388#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
389#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
390
391/* default load address */
392#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
393
394/*
395 * OMAP3 has 12 GP timers, they can be driven by the system clock
396 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
397 * This rate is divided by a local divisor.
398 */
399#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
400#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000401
402/*
403 * Stack sizes
404 *
405 * The stack sizes are set up in start.S using the settings below
406 */
407#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
408
409/*
410 * Physical Memory Map
411 */
412#define CONFIG_NR_DRAM_BANKS 2
413#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
414
415/*
416 * FLASH and environment organization
417 */
418
419#define CONFIG_ENV_IS_NOWHERE
420
421#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
422#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
423#define CONFIG_SYS_INIT_RAM_SIZE 0x800
424#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
425 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
426
427/*
428 * Attached kernel image
429 */
430
431#define SDRAM_SIZE 0x10000000 /* 256 MB */
432#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
433
434#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
435#define KERNEL_OFFSET 0x40000 /* 256 kB */
436#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
437#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
438
439/* Reserve protected RAM for attached kernel */
440#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
441
442#endif /* __CONFIG_H */