blob: 9720a09b32339aaef17a03306f1ce69a3abee84f [file] [log] [blame]
Soeren Moch358ebc32014-11-03 13:57:01 +01001/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
Soeren Moch358ebc32014-11-03 13:57:01 +010013
14/* General configuration */
Soeren Moch358ebc32014-11-03 13:57:01 +010015
16#define CONFIG_MACH_TYPE 3980
17
Soeren Moch358ebc32014-11-03 13:57:01 +010018#define CONFIG_SYS_HZ 1000
19
Adrian Alonsoce08c362015-09-02 13:54:13 -050020#define CONFIG_IMX_THERMAL
Soeren Moch3cf52ab2015-05-29 20:32:41 +020021
Soeren Moch358ebc32014-11-03 13:57:01 +010022/* Physical Memory Map */
23#define CONFIG_NR_DRAM_BANKS 1
24#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
25
26#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
27#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
28#define CONFIG_SYS_INIT_SP_OFFSET \
29 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
30#define CONFIG_SYS_INIT_SP_ADDR \
31 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
32
33#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
34
35#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
36#define CONFIG_SYS_MEMTEST_END \
37 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
38
Soeren Moch95b5a332016-09-21 13:16:21 +020039#define CONFIG_SYS_BOOTMAPSZ 0x10000000
Soeren Moch358ebc32014-11-03 13:57:01 +010040
41/* Serial console */
42#define CONFIG_MXC_UART
43#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
Soeren Moch358ebc32014-11-03 13:57:01 +010044
Soeren Moch358ebc32014-11-03 13:57:01 +010045#define CONFIG_CONS_INDEX 1
46
Soeren Moch358ebc32014-11-03 13:57:01 +010047/* Filesystems / image support */
Soeren Moch358ebc32014-11-03 13:57:01 +010048
49/* MMC */
Soeren Moch358ebc32014-11-03 13:57:01 +010050#define CONFIG_SYS_FSL_USDHC_NUM 3
51#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
Soeren Mochafccf7a2015-05-05 23:09:21 +020052#define CONFIG_SUPPORT_EMMC_BOOT
Soeren Moch358ebc32014-11-03 13:57:01 +010053
54/* Ethernet */
55#define CONFIG_FEC_MXC
Soeren Moch358ebc32014-11-03 13:57:01 +010056#define CONFIG_FEC_MXC
57#define CONFIG_MII
58#define IMX_FEC_BASE ENET_BASE_ADDR
59#define CONFIG_FEC_XCV_TYPE RGMII
60#define CONFIG_ETHPRIME "FEC"
61#define CONFIG_FEC_MXC_PHYADDR 4
62#define CONFIG_PHYLIB
63#define CONFIG_PHY_ATHEROS
64
65/* Framebuffer */
Soeren Moch358ebc32014-11-03 13:57:01 +010066#ifdef CONFIG_VIDEO
67#define CONFIG_VIDEO_IPUV3
68#define CONFIG_IPUV3_CLK 260000000
Soeren Moch358ebc32014-11-03 13:57:01 +010069#define CONFIG_VIDEO_BMP_RLE8
70#define CONFIG_IMX_HDMI
71#define CONFIG_IMX_VIDEO_SKIP
72#define CONFIG_CMD_HDMIDETECT
73#endif
74
75/* PCI */
76#define CONFIG_CMD_PCI
77#ifdef CONFIG_CMD_PCI
Soeren Moch358ebc32014-11-03 13:57:01 +010078#define CONFIG_PCI_SCAN_SHOW
79#define CONFIG_PCIE_IMX
80#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
81#endif
82
83/* SATA */
84#define CONFIG_CMD_SATA
85#ifdef CONFIG_CMD_SATA
86#define CONFIG_DWC_AHSATA
87#define CONFIG_SYS_SATA_MAX_DEVICE 1
88#define CONFIG_DWC_AHSATA_PORT_ID 0
89#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
90#define CONFIG_LBA48
91#define CONFIG_LIBATA
92#endif
93
94/* USB */
Soeren Moch358ebc32014-11-03 13:57:01 +010095#ifdef CONFIG_CMD_USB
Soeren Moch358ebc32014-11-03 13:57:01 +010096#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Soeren Moch78984d92015-05-05 23:09:18 +020097#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Soeren Moch358ebc32014-11-03 13:57:01 +010098#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
Soeren Moch67a45932015-02-26 19:50:02 +010099#ifdef CONFIG_CMD_USB_MASS_STORAGE
Soeren Moch67a45932015-02-26 19:50:02 +0100100#define CONFIG_USBD_HS
Paul Kocialkowski045d6052015-06-12 19:56:58 +0200101#define CONFIG_USB_FUNCTION_MASS_STORAGE
Soeren Moch67a45932015-02-26 19:50:02 +0100102#endif /* CONFIG_CMD_USB_MASS_STORAGE */
Soeren Moch358ebc32014-11-03 13:57:01 +0100103#ifdef CONFIG_USB_KEYBOARD
Soeren Mocha9010502014-11-27 21:21:44 +0100104#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Soeren Moch3bbe1c42015-05-05 23:09:19 +0200105#define CONFIG_PREBOOT \
Soeren Moch9a3a5312016-07-27 16:07:16 +0200106 "usb start; " \
Soeren Moch3bbe1c42015-05-05 23:09:19 +0200107 "if hdmidet; then " \
Soeren Moch9a3a5312016-07-27 16:07:16 +0200108 "run set_con_hdmi; " \
Soeren Moch3bbe1c42015-05-05 23:09:19 +0200109 "else " \
110 "run set_con_serial; " \
111 "fi;"
Soeren Moch358ebc32014-11-03 13:57:01 +0100112#endif /* CONFIG_USB_KEYBOARD */
113#endif /* CONFIG_CMD_USB */
114
115/* RTC */
Soeren Moch358ebc32014-11-03 13:57:01 +0100116#ifdef CONFIG_CMD_DATE
Soeren Moch358ebc32014-11-03 13:57:01 +0100117#define CONFIG_RTC_DS1307
118#define CONFIG_SYS_RTC_BUS_NUM 2
119#endif
120
121/* I2C */
Soeren Moch358ebc32014-11-03 13:57:01 +0100122#ifdef CONFIG_CMD_I2C
123#define CONFIG_SYS_I2C
124#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +0200125#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
126#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf1a52162015-03-20 10:20:40 -0700127#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Soeren Moch358ebc32014-11-03 13:57:01 +0100128#define CONFIG_SYS_I2C_SPEED 100000
129#define CONFIG_I2C_EDID
130#endif
131
Peter Robinson4b671502015-05-22 17:30:45 +0100132/* Environment organization */
Soeren Moch358ebc32014-11-03 13:57:01 +0100133#define CONFIG_ENV_IS_IN_MMC
Soeren Moch4188b602016-02-04 14:41:16 +0100134#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
135#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
Soeren Moch358ebc32014-11-03 13:57:01 +0100136#define CONFIG_ENV_SIZE (8 * 1024)
137#define CONFIG_ENV_OFFSET (384 * 1024)
138#define CONFIG_ENV_OVERWRITE
139
140#define CONFIG_EXTRA_ENV_SETTINGS \
141 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
142 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
143 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
144 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
145 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
146 "${bootargs_mmc3}\0" \
147 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
148 "rdinit=/sbin/init enable_wait_mode=off\0" \
149 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
Soeren Moch0b726332015-10-01 22:48:04 +0200150 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
Soeren Moch358ebc32014-11-03 13:57:01 +0100151 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
152 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
153 "run bootargs_upd; " \
154 "bootm 0x10800000 0x10d00000\0" \
155 "console=ttymxc0\0" \
156 "fan=gpio set 92\0" \
Soeren Moch9a3a5312016-07-27 16:07:16 +0200157 "set_con_serial=setenv stdout serial; " \
Soeren Moch3bbe1c42015-05-05 23:09:19 +0200158 "setenv stderr serial;\0" \
Soeren Moch9a3a5312016-07-27 16:07:16 +0200159 "set_con_hdmi=setenv stdout serial,vga; " \
160 "setenv stderr serial,vga;\0" \
Soeren Mochfe60b4f2016-07-27 16:07:17 +0200161 "stderr=serial,vga;\0" \
162 "stdin=serial,usbkbd;\0" \
163 "stdout=serial,vga;\0"
Soeren Moch358ebc32014-11-03 13:57:01 +0100164
165#define CONFIG_BOOTCOMMAND \
166 "mmc rescan; " \
167 "if run bootcmd_up1; then " \
168 "run bootcmd_up2; " \
169 "else " \
170 "run bootcmd_mmc; " \
171 "fi"
172
173#endif /* __TBS2910_CONFIG_H * */