blob: 38c70aca32e1ceb12429c50b522a74ac5cc35c55 [file] [log] [blame]
Julien May72646d22008-06-23 13:57:52 +02001/*
2 * Copyright (C) 2008 Miromico AG
3 *
4 * Configuration settings for the Miromico Hammerhead AVR32 board
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Julien May72646d22008-06-23 13:57:52 +02007 */
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000011#define CONFIG_AVR32
12#define CONFIG_AT32AP
13#define CONFIG_AT32AP7000
14#define CONFIG_HAMMERHEAD
Julien May72646d22008-06-23 13:57:52 +020015
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020016#define CONFIG_SYS_HZ 1000
Julien May72646d22008-06-23 13:57:52 +020017
18/*
19 * Set up the PLL to run at 125 MHz, the CPU to run at the PLL
20 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
21 * and the PBA bus to run at 1/4 the PLL frequency.
22 */
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000023#define CONFIG_PLL
24#define CONFIG_SYS_POWER_MANAGER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020025#define CONFIG_SYS_OSC0_HZ 25000000
26#define CONFIG_SYS_PLL0_DIV 1
27#define CONFIG_SYS_PLL0_MUL 5
28#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
29#define CONFIG_SYS_CLKDIV_CPU 0
30#define CONFIG_SYS_CLKDIV_HSB 1
31#define CONFIG_SYS_CLKDIV_PBA 2
32#define CONFIG_SYS_CLKDIV_PBB 1
Julien May72646d22008-06-23 13:57:52 +020033
Haavard Skinnemoenc6f292f2010-08-12 13:52:54 +070034/* Reserve VM regions for SDRAM and NOR flash */
35#define CONFIG_SYS_NR_VM_REGIONS 2
36
Julien May72646d22008-06-23 13:57:52 +020037/*
38 * The PLLOPT register controls the PLL like this:
39 * icp = PLLOPT<2>
40 * ivco = PLLOPT<1:0>
41 *
42 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
43 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020044#define CONFIG_SYS_PLL0_OPT 0x04
Julien May72646d22008-06-23 13:57:52 +020045
Andreas Bießmann5807e792010-11-04 23:15:31 +000046#define CONFIG_USART_BASE ATMEL_BASE_USART1
47#define CONFIG_USART_ID 1
Julien May72646d22008-06-23 13:57:52 +020048
49#define CONFIG_HOSTNAME hammerhead
50
51/* User serviceable stuff */
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000052#define CONFIG_DOS_PARTITION
Julien May72646d22008-06-23 13:57:52 +020053
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000054#define CONFIG_CMDLINE_TAG
55#define CONFIG_SETUP_MEMORY_TAGS
56#define CONFIG_INITRD_TAG
Julien May72646d22008-06-23 13:57:52 +020057
58#define CONFIG_STACKSIZE (2048)
59
60#define CONFIG_BAUDRATE 115200
61#define CONFIG_BOOTARGS \
62 "console=ttyS0 root=mtd1 rootfstype=jffs2"
63#define CONFIG_BOOTCOMMAND \
64 "fsload; bootm"
65
66/*
67 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
68 * data on the serial line may interrupt the boot sequence.
69 */
70#define CONFIG_BOOTDELAY 1
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000071#define CONFIG_AUTOBOOT
72#define CONFIG_AUTOBOOT_KEYED
Julien May72646d22008-06-23 13:57:52 +020073#define CONFIG_AUTOBOOT_PROMPT \
Haavard Skinnemoenabdb55a2008-08-20 09:28:36 +020074 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
Julien May72646d22008-06-23 13:57:52 +020075#define CONFIG_AUTOBOOT_DELAY_STR "d"
76#define CONFIG_AUTOBOOT_STOP_STR " "
77
78/*
79 * After booting the board for the first time, new ethernet address
80 * should be generated and assigned to the environment variables
81 * "ethaddr". This is normally done during production.
82 */
Andreas Bießmanna7a0b032011-04-18 04:12:41 +000083#define CONFIG_OVERWRITE_ETHADDR_ONCE
Julien May72646d22008-06-23 13:57:52 +020084
85/*
86 * BOOTP/DHCP options
87 */
88#define CONFIG_BOOTP_SUBNETMASK
89#define CONFIG_BOOTP_GATEWAY
90
91/*
92 * Command line configuration.
93 */
94#include <config_cmd_default.h>
95
96#define CONFIG_CMD_ASKENV
97#define CONFIG_CMD_DHCP
98#define CONFIG_CMD_EXT2
99#define CONFIG_CMD_FAT
100#define CONFIG_CMD_JFFS2
101#define CONFIG_CMD_MMC
102#undef CONFIG_CMD_FPGA
103#undef CONFIG_CMD_SETGETDCR
104
Andreas Bießmanna7a0b032011-04-18 04:12:41 +0000105#define CONFIG_ATMEL_USART
106#define CONFIG_MACB
107#define CONFIG_PORTMUX_PIO
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200108#define CONFIG_SYS_NR_PIOS 5
Andreas Bießmanna7a0b032011-04-18 04:12:41 +0000109#define CONFIG_SYS_HSDRAMC
110#define CONFIG_MMC
Sven Schnelle8aa96822011-10-21 14:49:25 +0200111#define CONFIG_GENERIC_ATMEL_MCI
112#define CONFIG_GENERIC_MMC
Julien May72646d22008-06-23 13:57:52 +0200113
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200114#define CONFIG_SYS_DCACHE_LINESZ 32
115#define CONFIG_SYS_ICACHE_LINESZ 32
Julien May72646d22008-06-23 13:57:52 +0200116
117#define CONFIG_NR_DRAM_BANKS 1
118
Andreas Bießmanna7a0b032011-04-18 04:12:41 +0000119#define CONFIG_SYS_FLASH_CFI
120#define CONFIG_FLASH_CFI_DRIVER
Julien May72646d22008-06-23 13:57:52 +0200121
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200122#define CONFIG_SYS_FLASH_BASE 0x00000000
123#define CONFIG_SYS_FLASH_SIZE 0x800000
124#define CONFIG_SYS_MAX_FLASH_BANKS 1
125#define CONFIG_SYS_MAX_FLASH_SECT 135
Julien May72646d22008-06-23 13:57:52 +0200126
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200127#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Andreas Bießmann14844412011-04-18 04:12:47 +0000128#define CONFIG_SYS_TEXT_BASE 0x00000000
Julien May72646d22008-06-23 13:57:52 +0200129
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130#define CONFIG_SYS_INTRAM_BASE 0x24000000
131#define CONFIG_SYS_INTRAM_SIZE 0x8000
Julien May72646d22008-06-23 13:57:52 +0200132
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200133#define CONFIG_SYS_SDRAM_BASE 0x10000000
Julien May72646d22008-06-23 13:57:52 +0200134
Andreas Bießmanna7a0b032011-04-18 04:12:41 +0000135#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200136#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200137#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Julien May72646d22008-06-23 13:57:52 +0200138
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Julien May72646d22008-06-23 13:57:52 +0200140
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200141#define CONFIG_SYS_MALLOC_LEN (256*1024)
Julien May72646d22008-06-23 13:57:52 +0200142
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200143#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
Julien May72646d22008-06-23 13:57:52 +0200144
145/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200146#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x00400000)
147#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Julien May72646d22008-06-23 13:57:52 +0200148
149/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200150#define CONFIG_SYS_PROMPT "Hammerhead> "
151#define CONFIG_SYS_CBSIZE 256
152#define CONFIG_SYS_MAXARGS 16
153#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Andreas Bießmanna7a0b032011-04-18 04:12:41 +0000154#define CONFIG_SYS_LONGHELP
Julien May72646d22008-06-23 13:57:52 +0200155
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
157#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
Julien May72646d22008-06-23 13:57:52 +0200158
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200159#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Julien May72646d22008-06-23 13:57:52 +0200160
161#endif /* __CONFIG_H */