blob: 6a4b40ec7608a906e21983f4f34d48275922e795 [file] [log] [blame]
Tom Warren41b68382011-01-27 10:58:05 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warren41b68382011-01-27 10:58:05 +00006 */
7
Tom Warrenab371962012-09-19 15:50:56 -07008#ifndef _TEGRA20_H_
9#define _TEGRA20_H_
Tom Warren41b68382011-01-27 10:58:05 +000010
Stephen Warren71e33352014-02-03 14:03:24 -070011#define CONFIG_TEGRA20
12
Tom Warrenab371962012-09-19 15:50:56 -070013#define NV_PA_SDRAM_BASE 0x00000000
Tom Warren41b68382011-01-27 10:58:05 +000014
Tom Warrenab371962012-09-19 15:50:56 -070015#include <asm/arch-tegra/tegra.h>
Tom Warren41b68382011-01-27 10:58:05 +000016
Tom Warrenab371962012-09-19 15:50:56 -070017#define TEGRA_USB1_BASE 0xC5000000
Tom Warrenab371962012-09-19 15:50:56 -070018
19#define BCT_ODMDATA_OFFSET 4068 /* 12 bytes from end of BCT */
Tom Warren41b68382011-01-27 10:58:05 +000020
Tom Warren795f9d72013-01-23 14:01:01 -070021#define MAX_NUM_CPU 2
22
Tom Warrenab371962012-09-19 15:50:56 -070023#endif /* TEGRA20_H */