Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e370d023f11402973aafc31111bee10d0655cb3b / . / include / configs / kontron_sl28.h
blob: 38063ba4842d072144efcbbce5e0b58f57847046 [file] [log] [blame]
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
2
Michael Walle8edcefa2022-05-30 23:02:10 +0200[diff] [blame]3#ifndef __SL28_CONFIG_H
4#define __SL28_CONFIG_H
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]5
6#include <asm/arch/stream_id_lsch3.h>
7#include <asm/arch/config.h>
8#include <asm/arch/soc.h>
9
10/* we don't use hwconfig but this has to be defined.. */
11#define HWCONFIG_BUFFER_SIZE 256
12
13/* we don't have secure memory unless we have a BL31 */
14#ifndef CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT
15#undef CONFIG_SYS_MEM_RESERVE_SECURE
16#endif
17
18/* DDR */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]19#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
20
21#define CONFIG_VERY_BIG_RAM
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]22#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
23#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
24#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
25#define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]26
27/* early stack pointer */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]28
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]29/* SMP */
30#define CPU_RELEASE_ADDR secondary_boot_addr
31
32/* generic timer */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]33
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]34/* early heap for SPL DM */
35#define CONFIG_MALLOC_F_ADDR CONFIG_SYS_FSL_OCRAM_BASE
36
37/* serial port */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]38#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]39
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]40#define COUNTER_FREQUENCY_REAL (get_board_sys_clk() / 4)
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]41
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]42/* SPL */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]43
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]44#define CONFIG_SYS_MONITOR_LEN (1024 * 1024)
45
Sughosh Ganuccb36462022-04-15 11:29:34 +0530[diff] [blame]46/* GUID for capsule updatable firmware image */
47#define KONTRON_SL28_FIT_IMAGE_GUID \
48 EFI_GUID(0x86ebd44f, 0xfeb8, 0x466f, 0x8b, 0xb8, \
49 0x89, 0x06, 0x18, 0x45, 0x6d, 0x8b)
50
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]51/* environment */
52/* see include/configs/ti_armv7_common.h */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]53#define ENV_MEM_LAYOUT_SETTINGS \
54 "loadaddr=0x82000000\0" \
55 "kernel_addr_r=0x82000000\0" \
56 "fdt_addr_r=0x88000000\0" \
57 "bootm_size=0x10000000\0" \
58 "pxefile_addr_r=0x80100000\0" \
59 "scriptaddr=0x80000000\0" \
60 "ramdisk_addr_r=0x88080000\0"
61
62#define BOOT_TARGET_DEVICES(func) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]63 func(MMC, mmc, 0) \
Michael Walle654652a2020-12-20 22:35:13 +0100[diff] [blame]64 func(MMC, mmc, 1) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]65 func(NVME, nvme, 0) \
66 func(USB, usb, 0) \
Michael Walle101410e2021-01-08 00:08:59 +0100[diff] [blame]67 func(SCSI, scsi, 0) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]68 func(DHCP, dhcp, 0) \
69 func(PXE, pxe, 0)
70#include <config_distro_bootcmd.h>
71
72#define CONFIG_EXTRA_ENV_SETTINGS \
73 "env_addr=0x203e0004\0" \
74 "envload=env import -d -b ${env_addr}\0" \
75 "install_rcw=source 20200000\0" \
76 "fdtfile=freescale/fsl-ls1028a-kontron-sl28.dtb\0" \
Michael Walle0b132092021-11-09 14:48:51 +0530[diff] [blame]77 "dfu_alt_info=sf 0:0=u-boot-bin raw 0x210000 0x1d0000;" \
78 "u-boot-env raw 0x3e0000 0x20000\0" \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]79 ENV_MEM_LAYOUT_SETTINGS \
80 BOOTENV
81
Michael Walle8edcefa2022-05-30 23:02:10 +0200[diff] [blame]82#endif /* __SL28_CONFIG_H */