blob: f86cd0bb601313d8ca1c3c852ab1543c9e72bd93 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02002/*
3 * (C) Copyright 2009
4 * Marvell Semiconductor <www.marvell.com>
5 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
6 *
7 * Header file for Feroceon CPU core 88FR131 Based KW88F6281 SOC.
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02008 */
9
10#ifndef _ASM_ARCH_KW88F6281_H
11#define _ASM_ARCH_KW88F6281_H
12
Simon Guinot1bcdeff2011-05-03 21:17:34 +053013/* SOC specific definitions */
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020014#define KW88F6281_REGS_PHYS_BASE 0xf1000000
15#define KW_REGS_PHY_BASE KW88F6281_REGS_PHYS_BASE
16
Simon Guinot1bcdeff2011-05-03 21:17:34 +053017/* TCLK Core Clock definition */
Pali Roháre370d022022-08-17 21:37:49 +020018#define CONFIG_SYS_TCLK ((readl(CONFIG_SAR_REG) & BIT(21)) ? \
19 166666667 : 200000000)
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020020
21#endif /* _ASM_ARCH_KW88F6281_H */