Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e364e4b8adbedf9012b7894c44339e4039bfddb9 / . / configs / tinker-rk3288_defconfig
blob: 3acc98daa0cae019f24b61c4333a33fc35b1ed63 [file] [log] [blame]
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
4CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]5CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Eddie Cai1e1a79f2017-01-18 11:03:54 +0800[diff] [blame]6CONFIG_TARGET_TINKER_RK3288=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x80000
Eddie Cai1e1a79f2017-01-18 11:03:54 +0800[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3288-tinker"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]9CONFIG_DEBUG_UART=y
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]10# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]11CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]12CONFIG_CONSOLE_MUX=y
13# CONFIG_DISPLAY_CPUINFO is not set
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]14CONFIG_SPL_STACK_R=y
15CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Jonas Karlman269a37f2017-04-22 08:57:54 +0000[diff] [blame]16CONFIG_SPL_I2C_SUPPORT=y
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]17CONFIG_FASTBOOT_FLASH=y
18CONFIG_FASTBOOT_FLASH_MMC_DEV=0
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]19CONFIG_CMD_GPIO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]20CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]21CONFIG_CMD_I2C=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]22CONFIG_CMD_MMC=y
23CONFIG_CMD_SF=y
24CONFIG_CMD_SPI=y
Eddie Caid1ba93e2017-03-07 12:47:07 +0800[diff] [blame]25CONFIG_CMD_USB=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]26# CONFIG_CMD_SETEXPR is not set
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]27CONFIG_CMD_CACHE=y
28CONFIG_CMD_TIME=y
29CONFIG_CMD_PMIC=y
30CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]31# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]32# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]33# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]34CONFIG_SPL_PARTITION_UUIDS=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]35CONFIG_SPL_OF_CONTROL=y
36CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]37CONFIG_ENV_IS_IN_MMC=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]38CONFIG_REGMAP=y
39CONFIG_SPL_REGMAP=y
40CONFIG_SYSCON=y
41CONFIG_SPL_SYSCON=y
42# CONFIG_SPL_SIMPLE_BUS is not set
43CONFIG_CLK=y
44CONFIG_SPL_CLK=y
45CONFIG_ROCKCHIP_GPIO=y
46CONFIG_SYS_I2C_ROCKCHIP=y
Jonas Karlman269a37f2017-04-22 08:57:54 +0000[diff] [blame]47CONFIG_MISC=y
48CONFIG_I2C_EEPROM=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]49CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]50CONFIG_MMC_DW_ROCKCHIP=y
Jacob Chen5c3166d2017-02-23 14:20:17 +0800[diff] [blame]51CONFIG_DM_ETH=y
Jacob Chen5c3166d2017-02-23 14:20:17 +0800[diff] [blame]52CONFIG_ETH_DESIGNWARE=y
53CONFIG_GMAC_ROCKCHIP=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]54CONFIG_PINCTRL=y
55CONFIG_SPL_PINCTRL=y
56# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]57CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]58CONFIG_DM_PMIC=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]59CONFIG_PMIC_RK8XX=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]60CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]61CONFIG_REGULATOR_RK8XX=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]62CONFIG_PWM_ROCKCHIP=y
63CONFIG_RAM=y
64CONFIG_SPL_RAM=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]65CONFIG_DEBUG_UART_BASE=0xff690000
66CONFIG_DEBUG_UART_CLOCK=24000000
67CONFIG_DEBUG_UART_SHIFT=2
68CONFIG_SYS_NS16550=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]69CONFIG_SYSRESET=y
Eddie Caid1ba93e2017-03-07 12:47:07 +0800[diff] [blame]70CONFIG_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]71CONFIG_USB_DWC2=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]72CONFIG_ROCKCHIP_USB2_PHY=y
Eddie Caid1ba93e2017-03-07 12:47:07 +0800[diff] [blame]73CONFIG_USB_STORAGE=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]74CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]75CONFIG_USB_GADGET_MANUFACTURER="Rockchip"
76CONFIG_USB_GADGET_VENDOR_NUM=0x2207
77CONFIG_USB_GADGET_PRODUCT_NUM=0x320a
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]78CONFIG_USB_GADGET_DWC2_OTG=y
Lukasz Majewskie364e4b2018-01-29 19:25:54 +0100[diff] [blame^]79CONFIG_USB_FUNCTION_MASS_STORAGE=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]80CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]81CONFIG_USB_ETHER_ASIX=y
82CONFIG_USB_ETHER_SMSC95XX=y
Xu Ziyuan535b3dc2016-08-01 08:46:19 +0800[diff] [blame]83CONFIG_USE_TINY_PRINTF=y
84CONFIG_CMD_DHRYSTONE=y
85CONFIG_ERRNO_STR=y
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]86CONFIG_USB_GADGET_DOWNLOAD=y
87CONFIG_USB_GADGET_VBUS_DRAW=0
88CONFIG_G_DNL_MANUFACTURER="Rockchip"
89CONFIG_G_DNL_VENDOR_NUM=0x2207
90CONFIG_G_DNL_PRODUCT_NUM=0x320a