Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e3568a87e432491130bda87ce63857e902927e97 / . / configs / maltael_defconfig
blob: 4abd3b155809d35c0a63f01d9c94de7c40adec6c [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_MIPS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0xBE000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x20000
Tom Rini324cf142022-04-07 12:33:23 -0400[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x400
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x20000
6CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="mti,malta"
Tom Rinice53ec82022-08-23 15:24:14 -0400[diff] [blame]8CONFIG_SYS_PROMPT="maltael # "
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]9CONFIG_SYS_LOAD_ADDR=0x81000000
10CONFIG_ENV_ADDR=0xBE3E0000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]11CONFIG_TARGET_MALTA=y
Daniel Schwierzeckbd8065b2020-06-06 22:21:47 +0200[diff] [blame]12CONFIG_BUILD_TARGET="u-boot-swap.bin"
Daniel Schwierzeckff21b842022-07-10 17:15:14 +0200[diff] [blame]13CONFIG_SYS_MIPS_TIMER_FREQ=250000000
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]14CONFIG_SYS_LITTLE_ENDIAN=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]15# CONFIG_AUTOBOOT is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]16CONFIG_BOARD_EARLY_INIT_F=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]17CONFIG_MISC_INIT_R=y
Tom Rini47805502022-05-12 16:45:08 -0400[diff] [blame]18CONFIG_SYS_MALLOC_BOOTPARAMS=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]19CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]20CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]21CONFIG_SYS_PBSIZE=283
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]22CONFIG_SYS_BOOTM_LEN=0x4000000
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]23CONFIG_CMD_IMLS=y
Simon Glassa831eca2017-05-17 03:25:29 -0600[diff] [blame]24CONFIG_CMD_IDE=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]25# CONFIG_CMD_LOADB is not set
26# CONFIG_CMD_LOADS is not set
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]27CONFIG_CMD_PCI=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]28# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]29CONFIG_CMD_DHCP=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]30CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]31CONFIG_CMD_DATE=y
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]32# CONFIG_ISO_PARTITION is not set
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]33CONFIG_ENV_IS_IN_FLASH=y
Simon Glass8a4b5882022-01-22 05:53:24 -0700[diff] [blame]34CONFIG_SYS_IDE_MAXBUS=1
35CONFIG_SYS_ATA_DATA_OFFSET=0
36CONFIG_SYS_ATA_REG_OFFSET=0
37CONFIG_SYS_ATA_IDE0_OFFSET=0x01f0
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]38CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]39CONFIG_FLASH_CFI_DRIVER=y
Tom Rini01fe8142022-12-02 16:42:20 -0500[diff] [blame]40CONFIG_FLASH_SHOW_PROGRESS=0
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]41CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
42CONFIG_SYS_FLASH_CFI=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]43CONFIG_SYS_MAX_FLASH_SECT=128
Marek Vasutb1f83a62020-05-17 18:24:25 +0200[diff] [blame]44CONFIG_PCNET=y
Tom Rinie9e57582022-06-20 08:07:49 -0400[diff] [blame]45CONFIG_PCI_GT64120=y
Tom Rinib81d0d92022-06-20 08:07:55 -0400[diff] [blame]46CONFIG_PCI_MSC01=y
Simon Glass9be963e2018-10-01 12:22:14 -0600[diff] [blame]47CONFIG_RTC_MC146818=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]48CONFIG_SYS_NS16550=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]49CONFIG_SYS_NS16550_PORT_MAPPED=y