blob: cb98f989d0517a2ab26cce0e0d7debfda5d9f3fe [file] [log] [blame]
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02001/*
2 * USB armory MkI board configuration settings
3 * http://inversepath.com/usbarmory
4 *
5 * Copyright (C) 2015, Inverse Path
6 * Andrej Rosano <andrej@inversepath.com>
7 *
8 * SPDX-License-Identifier:|____GPL-2.0+
9 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Gong Qianyu52de2e52015-10-26 19:47:42 +080014#define CONFIG_SYS_FSL_CLK
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020015
16#include <asm/arch/imx-regs.h>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020017
18#include <config_distro_defaults.h>
19
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020020/* U-Boot environment */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020021#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
22#define CONFIG_ENV_SIZE (8 * 1024)
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020023#define CONFIG_SYS_MMC_ENV_DEV 0
24
25/* U-Boot general configurations */
26#define CONFIG_SYS_CBSIZE 512
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020027
28/* UART */
29#define CONFIG_MXC_UART
30#define CONFIG_MXC_UART_BASE UART1_BASE
31#define CONFIG_CONS_INDEX 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020032
33/* SD/MMC */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020034#define CONFIG_FSL_ESDHC
35#define CONFIG_SYS_FSL_ESDHC_ADDR 0
36#define CONFIG_SYS_FSL_ESDHC_NUM 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020037
38/* USB */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020039#define CONFIG_USB_EHCI_MX5
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020040#define CONFIG_MXC_USB_PORT 1
41#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
42#define CONFIG_MXC_USB_FLAGS 0
43
44/* I2C */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020045#define CONFIG_SYS_I2C
46#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020047#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
48#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020049
50/* Fuse */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020051#define CONFIG_FSL_IIM
52
Andrej Rosanof079e0d2016-06-20 17:21:48 +020053/* U-Boot memory offsets */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020054#define CONFIG_LOADADDR 0x72000000
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020055#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Andrej Rosanof079e0d2016-06-20 17:21:48 +020056
57/* Linux boot */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020058#define CONFIG_HOSTNAME usbarmory
59#define CONFIG_BOOTCOMMAND \
60 "run distro_bootcmd; " \
61 "setenv bootargs console=${console} ${bootargs_default}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020062 "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020063 "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020064 "bootz ${kernel_addr_r} - ${fdt_addr_r}"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020065
66#define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0)
67
68#include <config_distro_bootcmd.h>
69
70#define MEM_LAYOUT_ENV_SETTINGS \
71 "kernel_addr_r=0x70800000\0" \
72 "fdt_addr_r=0x71000000\0" \
73 "scriptaddr=0x70800000\0" \
74 "pxefile_addr_r=0x70800000\0" \
75 "ramdisk_addr_r=0x73000000\0"
76
77#define CONFIG_EXTRA_ENV_SETTINGS \
78 MEM_LAYOUT_ENV_SETTINGS \
79 "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \
80 "fdtfile=imx53-usbarmory.dtb\0" \
81 "console=ttymxc0,115200\0" \
82 BOOTENV
83
Andrej Rosanobab77d02016-06-20 17:21:49 +020084#ifndef CONFIG_CMDLINE
Andrej Rosanobab77d02016-06-20 17:21:49 +020085#define USBARMORY_FIT_PATH "/boot/usbarmory.itb"
86#define USBARMORY_FIT_ADDR "0x70800000"
87#endif
88
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020089/* Physical Memory Map */
90#define CONFIG_NR_DRAM_BANKS 1
91#define PHYS_SDRAM CSD0_BASE_ADDR
92#define PHYS_SDRAM_SIZE (gd->ram_size)
93
94#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
95#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
96#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
97
98#define CONFIG_SYS_INIT_SP_OFFSET \
99 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
100#define CONFIG_SYS_INIT_SP_ADDR \
101 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
102
103#define CONFIG_SYS_MEMTEST_START 0x70000000
104#define CONFIG_SYS_MEMTEST_END 0x90000000
105
106#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
107
108#endif /* __CONFIG_H */