blob: 21c025eb61bc507218b4d319c6471d1542e79f1c [file] [log] [blame]
Patrick Bruennba81b042016-11-04 11:57:02 +01001/*
2 * Copyright (C) 2015 Beckhoff Automation GmbH & Co. KG
3 * Patrick Bruenn <p.bruenn@beckhoff.com>
4 *
5 * Configuration settings for Beckhoff CX9020.
6 *
7 * Based on Freescale's Linux i.MX mx53loco.h file:
8 * Copyright (C) 2010-2011 Freescale Semiconductor.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16#include <asm/arch/imx-regs.h>
17
18#define CONFIG_CMDLINE_TAG
19#define CONFIG_SETUP_MEMORY_TAGS
20#define CONFIG_INITRD_TAG
21
22#define CONFIG_SYS_FSL_CLK
23
24/* Size of malloc() pool */
25#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
26
Patrick Bruennba81b042016-11-04 11:57:02 +010027#define CONFIG_REVISION_TAG
28
29#define CONFIG_MXC_UART_BASE UART2_BASE
30
31#define CONFIG_FPGA_COUNT 1
32
33/* MMC Configs */
34#define CONFIG_FSL_ESDHC
35#define CONFIG_SYS_FSL_ESDHC_ADDR 0
36#define CONFIG_SYS_FSL_ESDHC_NUM 2
37
Patrick Bruennba81b042016-11-04 11:57:02 +010038/* bootz: zImage/initrd.img support */
Patrick Bruennba81b042016-11-04 11:57:02 +010039
40/* Eth Configs */
41#define CONFIG_MII
42#define IMX_FEC_BASE FEC_BASE_ADDR
43#define CONFIG_ETHPRIME "FEC0"
44#define CONFIG_FEC_MXC_PHYADDR 0x1F
45
46/* USB Configs */
Patrick Bruennba81b042016-11-04 11:57:02 +010047#define CONFIG_USB_EHCI_MX5
Patrick Bruennba81b042016-11-04 11:57:02 +010048#define CONFIG_MXC_USB_PORT 1
49#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
50#define CONFIG_MXC_USB_FLAGS 0
51
52/* allow to overwrite serial and ethaddr */
53#define CONFIG_ENV_OVERWRITE
54#define CONFIG_CONS_INDEX 1
Patrick Bruennba81b042016-11-04 11:57:02 +010055
56/* Command definition */
57#define CONFIG_SUPPORT_RAW_INITRD
58
59#define CONFIG_LOADADDR 0x70010000 /* loadaddr env var */
Patrick Bruennba81b042016-11-04 11:57:02 +010060
61#define CONFIG_EXTRA_ENV_SETTINGS \
Patrick Bruenn3876a352017-07-11 11:23:20 +020062 "fdt_addr_r=0x71ff0000\0" \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +020063 "pxefile_addr_r=0x73000000\0" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020064 "ramdisk_addr_r=0x72000000\0" \
Patrick Bruennba81b042016-11-04 11:57:02 +010065 "console=ttymxc1,115200\0" \
66 "uenv=/boot/uEnv.txt\0" \
67 "optargs=\0" \
68 "cmdline=\0" \
69 "mmcdev=0\0" \
70 "mmcpart=1\0" \
71 "mmcrootfstype=ext4 rootwait fixrtc\0" \
72 "mmcargs=setenv bootargs console=${console} " \
73 "${optargs} " \
74 "root=/dev/mmcblk${mmcdev}p${mmcpart} ro " \
75 "rootfstype=${mmcrootfstype} " \
76 "${cmdline}\0" \
77 "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +020078 "loadpxe=dhcp;setenv kernel_addr_r ${loadaddr};pxe get;pxe boot;\0" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020079 "loadrd=load mmc ${bootpart} ${ramdisk_addr_r} ${bootdir}/${rdfile};" \
Patrick Bruennba81b042016-11-04 11:57:02 +010080 "setenv rdsize ${filesize}\0" \
81 "loadfdt=echo loading ${fdt_path} ...;" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020082 "load mmc ${bootpart} ${fdt_addr_r} ${fdt_path}\0" \
Patrick Bruennba81b042016-11-04 11:57:02 +010083 "mmcboot=mmc dev ${mmcdev}; " \
84 "if mmc rescan; then " \
85 "echo SD/MMC found on device ${mmcdev};" \
86 "echo Checking for: ${uenv} ...;" \
87 "setenv bootpart ${mmcdev}:${mmcpart};" \
88 "if test -e mmc ${bootpart} ${uenv}; then " \
89 "load mmc ${bootpart} ${loadaddr} ${uenv};" \
90 "env import -t ${loadaddr} ${filesize};" \
91 "echo Loaded environment from ${uenv};" \
92 "if test -n ${dtb}; then " \
93 "setenv fdt_file ${dtb};" \
94 "echo Using: dtb=${fdt_file} ...;" \
95 "fi;" \
96 "echo Checking for uname_r in ${uenv}...;" \
97 "if test -n ${uname_r}; then " \
98 "echo Running uname_boot ...;" \
99 "run uname_boot;" \
100 "fi;" \
101 "fi;" \
102 "fi;\0" \
103 "uname_boot="\
104 "setenv bootdir /boot; " \
105 "setenv bootfile vmlinuz-${uname_r}; " \
106 "setenv ccatfile /boot/ccat.rbf; " \
107 "echo loading CCAT firmware from ${ccatfile}; " \
108 "load mmc ${bootpart} ${loadaddr} ${ccatfile}; " \
109 "fpga load 0 ${loadaddr} ${filesize}; " \
110 "if test -e mmc ${bootpart} ${bootdir}/${bootfile}; then " \
111 "echo loading ${bootdir}/${bootfile} ...; " \
112 "run loadimage;" \
113 "setenv fdt_path /boot/dtbs/${uname_r}/${fdt_file}; " \
114 "if test -e mmc ${bootpart} ${fdt_path}; then " \
115 "run loadfdt;" \
116 "else " \
117 "echo; echo unable to find ${fdt_file} ...;" \
118 "echo booting legacy ...;"\
119 "run mmcargs;" \
120 "echo debug: [${bootargs}] ... ;" \
121 "echo debug: [bootz ${loadaddr}] ... ;" \
122 "bootz ${loadaddr}; " \
123 "fi;" \
124 "run mmcargs;" \
125 "echo debug: [${bootargs}] ... ;" \
Patrick Bruenn3876a352017-07-11 11:23:20 +0200126 "echo debug: [bootz ${loadaddr} - ${fdt_addr_r}];" \
127 "bootz ${loadaddr} - ${fdt_addr_r}; " \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +0200128 "else " \
129 "echo loading from dhcp ...; " \
130 "run loadpxe; " \
Patrick Bruennba81b042016-11-04 11:57:02 +0100131 "fi;\0"
132
133#define CONFIG_BOOTCOMMAND \
134 "run mmcboot;"
135
136#define CONFIG_ARP_TIMEOUT 200UL
137
138/* Miscellaneous configurable options */
139#define CONFIG_SYS_LONGHELP /* undef to save memory */
140#define CONFIG_AUTO_COMPLETE
141#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
142
Patrick Bruennba81b042016-11-04 11:57:02 +0100143#define CONFIG_SYS_MEMTEST_START 0x70000000
144#define CONFIG_SYS_MEMTEST_END 0x70010000
145
146#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
147
148#define CONFIG_CMDLINE_EDITING
149
150/* Physical Memory Map */
151#define CONFIG_NR_DRAM_BANKS 2
152#define PHYS_SDRAM_1 CSD0_BASE_ADDR
153#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
154#define PHYS_SDRAM_2 CSD1_BASE_ADDR
155#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
156#define PHYS_SDRAM_SIZE (gd->ram_size)
157
158#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
159#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
160#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
161
162#define CONFIG_SYS_INIT_SP_OFFSET \
163 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
164#define CONFIG_SYS_INIT_SP_ADDR \
165 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
166
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900167/* environment organization */
Patrick Bruennba81b042016-11-04 11:57:02 +0100168#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
169#define CONFIG_ENV_SIZE (8 * 1024)
Patrick Bruennba81b042016-11-04 11:57:02 +0100170#define CONFIG_SYS_MMC_ENV_DEV 0
171
172/* Framebuffer and LCD */
173#define CONFIG_PREBOOT
174#define CONFIG_VIDEO_IPUV3
175#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
176#define CONFIG_VIDEO_BMP_RLE8
177#define CONFIG_SPLASH_SCREEN
178#define CONFIG_BMP_16BPP
179#define CONFIG_VIDEO_LOGO
Patrick Bruennba81b042016-11-04 11:57:02 +0100180
181#endif /* __CONFIG_H */