Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e2c7643f1a920c90abf785c028863e51738d3f4b / . / configs / chromebook_kevin_defconfig
blob: 9b9fb808b2fe11d003c7974c9505b07151218f8d [file] [log] [blame]
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
Tom Rini800a8e62024-07-01 08:49:37 -0600[diff] [blame]3CONFIG_SPL_SYS_DCACHE_OFF=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]4CONFIG_COUNTER_FREQUENCY=24000000
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]5CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]6CONFIG_TEXT_BASE=0x00200000
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]7CONFIG_SPL_GPIO=y
8CONFIG_NR_DRAM_BANKS=1
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]9CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
10CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]11CONFIG_SF_DEFAULT_SPEED=20000000
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]12CONFIG_ENV_OFFSET=0x3F8000
Jonas Karlman219b41a2024-05-04 19:42:57 +0000[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3399-gru-kevin"
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]14CONFIG_SPL_TEXT_BASE=0xff8c2000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]15CONFIG_DM_RESET=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]16CONFIG_ROCKCHIP_RK3399=y
17CONFIG_ROCKCHIP_BOOT_MODE_REG=0
18CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
19# CONFIG_SPL_MMC is not set
20CONFIG_TARGET_CHROMEBOOK_KEVIN=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]21CONFIG_SPL_STACK=0xff8effff
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]22CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
23CONFIG_SPL_BSS_START_ADDR=0xff8e0000
24CONFIG_SPL_BSS_MAX_SIZE=0x10000
25CONFIG_SPL_STACK_R=y
26CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]27CONFIG_SYS_LOAD_ADDR=0x800800
28CONFIG_SF_DEFAULT_BUS=1
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]29CONFIG_DEBUG_UART_BASE=0xff1a0000
30CONFIG_DEBUG_UART_CLOCK=24000000
31CONFIG_SPL_SPI_FLASH_SUPPORT=y
32CONFIG_SPL_SPI=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]33CONFIG_DEBUG_UART=y
Jonas Karlman8b663722024-04-30 15:30:13 +0000[diff] [blame]34# CONFIG_SPL_FIT_SIGNATURE is not set
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]35CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-gru-kevin.dtb"
36# CONFIG_DISPLAY_CPUINFO is not set
37CONFIG_DISPLAY_BOARDINFO_LATE=y
38CONFIG_BOARD_EARLY_INIT_R=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]39CONFIG_BLOBLIST=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]40CONFIG_BLOBLIST_ADDR=0x100000
Tom Rini8f84e4e2022-03-28 14:01:11 +0000[diff] [blame]41CONFIG_BLOBLIST_SIZE=0x1000
Jonas Karlman10d31da2024-04-30 15:30:08 +0000[diff] [blame]42CONFIG_SPL_MAX_SIZE=0x1e000
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]43CONFIG_SPL_PAD_TO=0x7f8000
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]44CONFIG_HANDOFF=y
45# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]46# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]47CONFIG_SPL_SPI_LOAD=y
48CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
Quentin Schulz95edee72023-06-21 18:02:52 +0200[diff] [blame]49CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]50CONFIG_CMD_BOOTZ=y
51CONFIG_CMD_GPIO=y
52CONFIG_CMD_GPT=y
53CONFIG_CMD_I2C=y
54CONFIG_CMD_MMC=y
55CONFIG_CMD_SF_TEST=y
56CONFIG_CMD_SPI=y
57CONFIG_CMD_USB=y
58# CONFIG_CMD_SETEXPR is not set
59CONFIG_CMD_TIME=y
60CONFIG_CMD_PMIC=y
61CONFIG_CMD_REGULATOR=y
62CONFIG_CMD_LOG=y
63CONFIG_SPL_OF_CONTROL=y
64CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
65CONFIG_ENV_IS_IN_MMC=y
66CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]67CONFIG_ROCKCHIP_GPIO=y
68CONFIG_I2C_CROS_EC_TUNNEL=y
69CONFIG_SYS_I2C_ROCKCHIP=y
70CONFIG_I2C_MUX=y
71CONFIG_CROS_EC_KEYB=y
Jonas Karlmanefd39942024-03-12 23:36:21 +0000[diff] [blame]72CONFIG_ROCKCHIP_IODOMAIN=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]73CONFIG_CROS_EC=y
74CONFIG_CROS_EC_SPI=y
75CONFIG_PWRSEQ=y
76CONFIG_MMC_PWRSEQ=y
77CONFIG_MMC_DW=y
78CONFIG_MMC_DW_ROCKCHIP=y
79CONFIG_MMC_SDHCI=y
80CONFIG_MMC_SDHCI_ROCKCHIP=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]81CONFIG_SPI_FLASH_GIGADEVICE=y
82CONFIG_SPI_FLASH_WINBOND=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]83CONFIG_ETH_DESIGNWARE=y
84CONFIG_GMAC_ROCKCHIP=y
85CONFIG_PHY_ROCKCHIP_INNO_USB2=y
86CONFIG_PHY_ROCKCHIP_TYPEC=y
87CONFIG_PMIC_RK8XX=y
88CONFIG_REGULATOR_PWM=y
89CONFIG_DM_REGULATOR_GPIO=y
90CONFIG_REGULATOR_RK8XX=y
91CONFIG_PWM_CROS_EC=y
92CONFIG_PWM_ROCKCHIP=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]93CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]94CONFIG_SYS_NS16550_MEM32=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]95CONFIG_ROCKCHIP_SPI=y
96CONFIG_SYSRESET=y
97CONFIG_USB=y
98CONFIG_USB_XHCI_HCD=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]99CONFIG_USB_EHCI_HCD=y
100CONFIG_USB_EHCI_GENERIC=y
101CONFIG_USB_OHCI_HCD=y
102CONFIG_USB_OHCI_GENERIC=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]103CONFIG_USB_DWC3=y
Jonas Karlmanac8d1572023-11-12 17:48:57 +0000[diff] [blame]104CONFIG_USB_DWC3_GENERIC=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]105CONFIG_USB_KEYBOARD=y
106CONFIG_USB_HOST_ETHER=y
107CONFIG_USB_ETHER_ASIX=y
108CONFIG_USB_ETHER_ASIX88179=y
109CONFIG_USB_ETHER_MCS7830=y
110CONFIG_USB_ETHER_RTL8152=y
111CONFIG_USB_ETHER_SMSC95XX=y
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]112CONFIG_VIDEO=y
Marty E. Plummerb20a8dac2021-12-24 16:43:46 +0300[diff] [blame]113CONFIG_DISPLAY=y
114CONFIG_VIDEO_ROCKCHIP=y
115CONFIG_VIDEO_ROCKCHIP_MAX_XRES=2400
116CONFIG_VIDEO_ROCKCHIP_MAX_YRES=1600
117CONFIG_DISPLAY_ROCKCHIP_EDP=y
118CONFIG_CMD_DHRYSTONE=y
119CONFIG_ERRNO_STR=y