Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e26bcf6a434a7ed63f686988720db393d00c793c / . / configs / lager_defconfig
blob: ab6b208388e4a87bfaf6b08803472cb3cd52df2c [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]3CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK=y
4# CONFIG_SPL_USE_ARCH_MEMCPY is not set
5# CONFIG_SPL_USE_ARCH_MEMSET is not set
Nobuhiro Iwamatsu7c112732015-10-10 05:58:28 +0900[diff] [blame]6CONFIG_ARCH_RMOBILE=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]7CONFIG_SYS_TEXT_BASE=0x50000000
8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
10CONFIG_SYS_MALLOC_F_LEN=0x8000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]12CONFIG_ENV_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_ENV_OFFSET=0xC0000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]14CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]15CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]16CONFIG_DEFAULT_DEVICE_TREE="r8a7790-lager-u-boot"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]17CONFIG_SPL_TEXT_BASE=0xe6300000
Marek Vasutffb703d2018-05-02 11:42:22 +0200[diff] [blame]18CONFIG_ARCH_RMOBILE_BOARD_STRING="Lager"
Marek Vasut8f9a8182018-01-07 19:37:06 +0100[diff] [blame]19CONFIG_R8A7790=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]20CONFIG_TARGET_LAGER=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]21CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]22CONFIG_SPL_SYS_MALLOC_F_LEN=0x2000
23CONFIG_SPL=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]24CONFIG_SPL_SPI_FLASH_SUPPORT=y
25CONFIG_SPL_SPI_SUPPORT=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]26CONFIG_FIT=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]27CONFIG_BOOTDELAY=3
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]28CONFIG_SPL_BOARD_INIT=y
29CONFIG_SPL_SYS_MALLOC_SIMPLE=y
30CONFIG_SPL_RAM_SUPPORT=y
31CONFIG_SPL_RAM_DEVICE=y
32CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]33CONFIG_SYS_SPI_U_BOOT_OFFS=0x140000
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]34CONFIG_SPL_YMODEM_SUPPORT=y
35CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]37# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]38# CONFIG_CMD_XIMG is not set
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]39CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]40CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_MMC=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]42CONFIG_CMD_PCI=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]43CONFIG_CMD_SDRAM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]44CONFIG_CMD_SPI=y
45CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]46CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]47CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]48CONFIG_CMD_PING=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]49CONFIG_CMD_CACHE=y
50CONFIG_CMD_TIME=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]51CONFIG_CMD_EXT2=y
52CONFIG_CMD_EXT4=y
53CONFIG_CMD_EXT4_WRITE=y
54CONFIG_CMD_FAT=y
Marek Vasut3fd85422018-05-31 14:41:48 +0200[diff] [blame]55CONFIG_CMD_MTDPARTS=y
56CONFIG_MTDIDS_DEFAULT="nor0=spi0.0"
57CONFIG_MTDPARTS_DEFAULT="mtdparts=spi0.0:256k(u-boot-spl),512k(u-boot-env1),512k(u-boot-env2),768k(u-boot),-(user)"
Marek Vasut5b16e012018-01-07 20:26:04 +0100[diff] [blame]58CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]59CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]60CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]61CONFIG_ENV_ADDR=0xC0000
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]62CONFIG_VERSION_VARIABLE=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]63CONFIG_CLK=y
64CONFIG_CLK_RENESAS=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]65CONFIG_RCAR_GPIO=y
66CONFIG_DM_I2C=y
Marek Vasut2b366b02018-05-01 08:57:20 +0200[diff] [blame]67CONFIG_SYS_I2C_RCAR_I2C=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]68CONFIG_SYS_I2C_RCAR_IIC=y
Marek Vasut5b020672018-04-21 17:53:07 +0200[diff] [blame]69CONFIG_SH_MMCIF=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]70CONFIG_RENESAS_SDHI=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]71CONFIG_MTD=y
Miquel Raynala903be42019-10-03 19:50:04 +0200[diff] [blame]72CONFIG_DM_MTD=y
Marek Vasut4961e8e2019-11-30 21:45:25 +0100[diff] [blame]73CONFIG_DM_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]74CONFIG_SPI_FLASH_SPANSION=y
Marek Vasut3fd85422018-05-31 14:41:48 +0200[diff] [blame]75CONFIG_SPI_FLASH_MTD=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]76CONFIG_BITBANGMII=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]77CONFIG_PHY_MICREL=y
James Byrnebc292c22019-03-06 12:48:27 +0000[diff] [blame]78CONFIG_PHY_MICREL_KSZ8XXX=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]79CONFIG_DM_ETH=y
Nobuhiro Iwamatsuf593ecb2017-12-01 16:08:03 +0900[diff] [blame]80CONFIG_SH_ETHER=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]81CONFIG_PCI=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]82CONFIG_PCI_RCAR_GEN2=y
83CONFIG_PINCTRL=y
84CONFIG_PINCONF=y
85CONFIG_PINCTRL_PFC=y
86CONFIG_DM_REGULATOR=y
87CONFIG_DM_REGULATOR_FIXED=y
88CONFIG_DM_REGULATOR_GPIO=y
Marek Vasut2b2e4832017-07-21 23:18:46 +0200[diff] [blame]89CONFIG_SCIF_CONSOLE=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]90CONFIG_SPI=y
Marek Vasut4961e8e2019-11-30 21:45:25 +0100[diff] [blame]91CONFIG_DM_SPI=y
Tuomas Tynkkynenfa8fdfd2018-02-07 02:42:17 +0200[diff] [blame]92CONFIG_SH_QSPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]93CONFIG_USB=y
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]94CONFIG_USB_EHCI_HCD=y
Marek Vasut016a6052018-04-23 20:24:06 +0200[diff] [blame]95CONFIG_USB_EHCI_PCI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]96CONFIG_USB_STORAGE=y