Blame - arch/powerpc/include/asm/ppc.h - filogic/uboot

blob: 2923350bd7b9209076a6f2796b2b83b7c0c738bd [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	2	/*
				3	* Ugly header containing required header files. This could be adjusted
				4	* so that including asm/arch/hardware includes the correct file.
				5	*
				6	* (C) Copyright 2000-2009
				7	* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	8	*/
				9
				10	#ifndef __ASM_PPC_H
				11	#define __ASM_PPC_H
				12
				13	#ifndef __ASSEMBLY__
				14
Christophe Leroy	b3510fb	2018-03-16 17:20:41 +0100	[diff] [blame]	15	#if defined(CONFIG_MPC8xx)
				16	#include <asm/immap_8xx.h>
Christophe Leroy	069fa83	2017-07-06 10:23:22 +0200	[diff] [blame]	17	#endif
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	18	#ifdef CONFIG_MPC85xx
				19	#include <mpc85xx.h>
				20	#include <asm/immap_85xx.h>
				21	#endif
				22	#ifdef CONFIG_MPC83xx
				23	#include <mpc83xx.h>
				24	#include <asm/immap_83xx.h>
				25	#endif
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	26	#ifdef CONFIG_SOC_DA8XX
				27	#include <asm/arch/hardware.h>
				28	#endif
				29	#ifdef CONFIG_FSL_LSCH3
				30	#include <asm/arch/immap_lsch3.h>
				31	#endif
				32	#ifdef CONFIG_FSL_LSCH2
				33	#include <asm/arch/immap_lsch2.h>
				34	#endif
				35
Christophe Leroy	9b021ae	2017-07-13 15:10:02 +0200	[diff] [blame]	36	#include <asm/processor.h>
				37
Christophe Leroy	bda8947	2018-03-16 17:20:39 +0100	[diff] [blame]	38	static inline uint get_immr(void)
Christophe Leroy	9b021ae	2017-07-13 15:10:02 +0200	[diff] [blame]	39	{
Christophe Leroy	bda8947	2018-03-16 17:20:39 +0100	[diff] [blame]	40	return mfspr(SPRN_IMMR);
Christophe Leroy	9b021ae	2017-07-13 15:10:02 +0200	[diff] [blame]	41	}
Christophe Leroy	edd4ebe	2018-03-16 17:20:37 +0100	[diff] [blame]	42
Christophe Leroy	3d97f8e	2017-07-13 15:10:06 +0200	[diff] [blame]	43	static inline uint get_pvr(void)
				44	{
				45	return mfspr(PVR);
				46	}
				47
				48	static inline uint get_svr(void)
				49	{
				50	return mfspr(SVR);
				51	}
Simon Glass	243182c	2017-05-17 08:23:06 -0600	[diff] [blame]	52
Heiko Schocher	2028012	2017-06-27 16:49:14 +0200	[diff] [blame]	53	#if defined(CONFIG_MPC85xx) \|\| \
Simon Glass	243182c	2017-05-17 08:23:06 -0600	[diff] [blame]	54	defined(CONFIG_MPC86xx) \|\| \
				55	defined(CONFIG_MPC83xx)
				56	unsigned char in8(unsigned int);
				57	void out8(unsigned int, unsigned char);
				58	unsigned short in16(unsigned int);
				59	unsigned short in16r(unsigned int);
				60	void out16(unsigned int, unsigned short value);
				61	void out16r(unsigned int, unsigned short value);
				62	unsigned long in32(unsigned int);
				63	unsigned long in32r(unsigned int);
				64	void out32(unsigned int, unsigned long value);
				65	void out32r(unsigned int, unsigned long value);
				66	void ppcDcbf(unsigned long value);
				67	void ppcDcbi(unsigned long value);
				68	void ppcSync(void);
				69	void ppcDcbz(unsigned long value);
				70	#endif
				71	#if defined(CONFIG_MPC83xx)
				72	void ppcDWload(unsigned int addr, unsigned int ret);
				73	void ppcDWstore(unsigned int addr, unsigned int value);
				74	void disable_addr_trans(void);
				75	void enable_addr_trans(void);
				76	#if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
				77	void ddr_enable_ecc(unsigned int dram_size);
				78	#endif
				79	#endif
				80
Simon Glass	243182c	2017-05-17 08:23:06 -0600	[diff] [blame]	81	#if defined(CONFIG_MPC85xx)
				82	typedef MPC85xx_SYS_INFO sys_info_t;
				83	void get_sys_info(sys_info_t *);
				84	void ft_fixup_cpu(void *, u64);
				85	void ft_fixup_num_cores(void *);
				86	#endif
				87	#if defined(CONFIG_MPC86xx)
				88	ulong get_bus_freq(ulong);
				89	typedef MPC86xx_SYS_INFO sys_info_t;
				90	void get_sys_info(sys_info_t *);
				91	static inline ulong get_ddr_freq(ulong dummy)
				92	{
				93	return get_bus_freq(dummy);
				94	}
				95	#else
				96	ulong get_ddr_freq(ulong);
				97	#endif
				98
Christophe Leroy	bed4020	2017-07-13 15:09:52 +0200	[diff] [blame]	99	static inline unsigned long get_msr(void)
				100	{
				101	unsigned long msr;
				102
				103	asm volatile ("mfmsr %0" : "=r" (msr) : );
				104
				105	return msr;
				106	}
				107
				108	static inline void set_msr(unsigned long msr)
				109	{
				110	asm volatile ("mtmsr %0" : : "r" (msr));
				111	}
				112
Christophe Leroy	31f6e93	2017-07-13 15:09:54 +0200	[diff] [blame]	113	#ifdef CONFIG_CMD_REGINFO
				114	void print_reginfo(void);
				115	#endif
				116
Tom Rini	ce10398	2017-08-13 22:44:37 -0400	[diff] [blame]	117	void interrupt_init_cpu(unsigned *);
Christophe Leroy	4a4750b	2017-07-13 15:10:08 +0200	[diff] [blame]	118	void timer_interrupt_cpu(struct pt_regs *);
				119	unsigned long search_exception_table(unsigned long addr);
Simon Glass	4be8fc9	2019-12-28 10:44:57 -0700	[diff] [blame]	120	void upmconfig(uint upm, uint *table, uint size);
Christophe Leroy	4a4750b	2017-07-13 15:10:08 +0200	[diff] [blame]	121
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	122	#endif /* !__ASSEMBLY__ */
				123
Simon Glass	243182c	2017-05-17 08:23:06 -0600	[diff] [blame]	124	#ifdef CONFIG_PPC
				125	/*
				126	* Has to be included outside of the #ifndef __ASSEMBLY__ section.
				127	* Otherwise might lead to compilation errors in assembler files.
				128	*/
				129	#include <asm/cache.h>
				130	#endif
				131
Simon Glass	7613579	2017-05-17 08:23:05 -0600	[diff] [blame]	132	#endif