blob: 42280ca0a505834d8e61e2e2c8c28f25802c65f9 [file] [log] [blame]
Hao Zhangeb01de22014-07-09 23:44:48 +03001/*
2 * Common configuration header file for all Keystone II EVM platforms
3 *
4 * (C) Copyright 2012-2014
5 * Texas Instruments Incorporated, <www.ti.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_KS2_EVM_H
11#define __CONFIG_KS2_EVM_H
12
13#define CONFIG_SOC_KEYSTONE
14
15/* U-Boot Build Configuration */
16#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 2nd stage loader */
17#define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
18#define CONFIG_SYS_CONSOLE_INFO_QUIET
19#define CONFIG_BOARD_EARLY_INIT_F
20#define CONFIG_SYS_THUMB_BUILD
21
22/* SoC Configuration */
Hao Zhangeb01de22014-07-09 23:44:48 +030023#define CONFIG_ARCH_CPU_INIT
24#define CONFIG_SYS_ARCH_TIMER
Hao Zhangeb01de22014-07-09 23:44:48 +030025#define CONFIG_SYS_TEXT_BASE 0x0c001000
26#define CONFIG_SPL_TARGET "u-boot-spi.gph"
27#define CONFIG_SYS_DCACHE_OFF
28
29/* Memory Configuration */
30#define CONFIG_NR_DRAM_BANKS 2
31#define CONFIG_SYS_SDRAM_BASE 0x80000000
32#define CONFIG_SYS_LPAE_SDRAM_BASE 0x800000000
33#define CONFIG_MAX_RAM_BANK_SIZE (2 << 30) /* 2GB */
34#define CONFIG_STACKSIZE (512 << 10) /* 512 KiB */
35#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4 MiB */
36#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE - \
37 GENERATED_GBL_DATA_SIZE)
38
39/* SPL SPI Loader Configuration */
40#define CONFIG_SPL_PAD_TO 65536
41#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_PAD_TO - 8)
42#define CONFIG_SPL_BSS_START_ADDR (CONFIG_SPL_TEXT_BASE + \
43 CONFIG_SPL_MAX_SIZE)
44#define CONFIG_SPL_BSS_MAX_SIZE (32 * 1024)
45#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
46 CONFIG_SPL_BSS_MAX_SIZE)
47#define CONFIG_SYS_SPL_MALLOC_SIZE (32 * 1024)
48#define CONFIG_SPL_STACK_SIZE (8 * 1024)
49#define CONFIG_SPL_STACK (CONFIG_SYS_SPL_MALLOC_START + \
50 CONFIG_SYS_SPL_MALLOC_SIZE + \
51 CONFIG_SPL_STACK_SIZE - 4)
52#define CONFIG_SPL_LIBCOMMON_SUPPORT
53#define CONFIG_SPL_LIBGENERIC_SUPPORT
54#define CONFIG_SPL_SERIAL_SUPPORT
55#define CONFIG_SPL_SPI_FLASH_SUPPORT
56#define CONFIG_SPL_SPI_SUPPORT
57#define CONFIG_SPL_BOARD_INIT
58#define CONFIG_SPL_SPI_LOAD
Hao Zhangeb01de22014-07-09 23:44:48 +030059#define CONFIG_SYS_SPI_U_BOOT_OFFS CONFIG_SPL_PAD_TO
60#define CONFIG_SPL_FRAMEWORK
61
62/* UART Configuration */
63#define CONFIG_SYS_NS16550
64#define CONFIG_SYS_NS16550_SERIAL
65#define CONFIG_SYS_NS16550_MEM32
66#define CONFIG_SYS_NS16550_REG_SIZE -4
67#define CONFIG_SYS_NS16550_COM1 KS2_UART0_BASE
68#define CONFIG_SYS_NS16550_COM2 KS2_UART1_BASE
69#define CONFIG_SYS_NS16550_CLK clk_get_rate(KS2_CLK1_6)
70#define CONFIG_CONS_INDEX 1
71#define CONFIG_BAUDRATE 115200
72
73/* SPI Configuration */
74#define CONFIG_SPI
75#define CONFIG_SPI_FLASH
76#define CONFIG_SPI_FLASH_STMICRO
77#define CONFIG_DAVINCI_SPI
78#define CONFIG_CMD_SPI
Hao Zhang0ecd31e2014-07-16 00:59:23 +030079#define CONFIG_SYS_SPI_CLK clk_get_rate(KS2_CLK1_6)
Hao Zhangeb01de22014-07-09 23:44:48 +030080#define CONFIG_SF_DEFAULT_SPEED 30000000
81#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
82#define CONFIG_SYS_SPI0
83#define CONFIG_SYS_SPI_BASE KS2_SPI0_BASE
84#define CONFIG_SYS_SPI0_NUM_CS 4
85#define CONFIG_SYS_SPI1
86#define CONFIG_SYS_SPI1_BASE KS2_SPI1_BASE
87#define CONFIG_SYS_SPI1_NUM_CS 4
88#define CONFIG_SYS_SPI2
89#define CONFIG_SYS_SPI2_BASE KS2_SPI2_BASE
90#define CONFIG_SYS_SPI2_NUM_CS 4
91
92/* Network Configuration */
Khoronzhuk, Ivan39cd9f02014-10-17 20:44:35 +030093#define CONFIG_PHYLIB
94#define CONFIG_PHY_MARVELL
Hao Zhangeb01de22014-07-09 23:44:48 +030095#define CONFIG_MII
96#define CONFIG_BOOTP_DEFAULT
97#define CONFIG_BOOTP_DNS
98#define CONFIG_BOOTP_DNS2
99#define CONFIG_BOOTP_SEND_HOSTNAME
100#define CONFIG_NET_RETRY_COUNT 32
101#define CONFIG_NET_MULTI
Hao Zhangeb01de22014-07-09 23:44:48 +0300102#define CONFIG_SYS_SGMII_REFCLK_MHZ 312
103#define CONFIG_SYS_SGMII_LINERATE_MHZ 1250
104#define CONFIG_SYS_SGMII_RATESCALE 2
105
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300106/* Keyston Navigator Configuration */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200107#define CONFIG_TI_KSNAV
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300108#define CONFIG_KSNAV_QM_BASE_ADDRESS KS2_QM_BASE_ADDRESS
109#define CONFIG_KSNAV_QM_CONF_BASE KS2_QM_CONF_BASE
110#define CONFIG_KSNAV_QM_DESC_SETUP_BASE KS2_QM_DESC_SETUP_BASE
111#define CONFIG_KSNAV_QM_STATUS_RAM_BASE KS2_QM_STATUS_RAM_BASE
112#define CONFIG_KSNAV_QM_INTD_CONF_BASE KS2_QM_INTD_CONF_BASE
113#define CONFIG_KSNAV_QM_PDSP1_CMD_BASE KS2_QM_PDSP1_CMD_BASE
114#define CONFIG_KSNAV_QM_PDSP1_CTRL_BASE KS2_QM_PDSP1_CTRL_BASE
115#define CONFIG_KSNAV_QM_PDSP1_IRAM_BASE KS2_QM_PDSP1_IRAM_BASE
116#define CONFIG_KSNAV_QM_MANAGER_QUEUES_BASE KS2_QM_MANAGER_QUEUES_BASE
117#define CONFIG_KSNAV_QM_MANAGER_Q_PROXY_BASE KS2_QM_MANAGER_Q_PROXY_BASE
118#define CONFIG_KSNAV_QM_QUEUE_STATUS_BASE KS2_QM_QUEUE_STATUS_BASE
119#define CONFIG_KSNAV_QM_LINK_RAM_BASE KS2_QM_LINK_RAM_BASE
120#define CONFIG_KSNAV_QM_REGION_NUM KS2_QM_REGION_NUM
121#define CONFIG_KSNAV_QM_QPOOL_NUM KS2_QM_QPOOL_NUM
122
123/* NETCP pktdma */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200124#define CONFIG_KSNAV_PKTDMA_NETCP
Khoronzhuk, Ivan7954b862014-09-05 19:02:47 +0300125#define CONFIG_KSNAV_NETCP_PDMA_CTRL_BASE KS2_NETCP_PDMA_CTRL_BASE
126#define CONFIG_KSNAV_NETCP_PDMA_TX_BASE KS2_NETCP_PDMA_TX_BASE
127#define CONFIG_KSNAV_NETCP_PDMA_TX_CH_NUM KS2_NETCP_PDMA_TX_CH_NUM
128#define CONFIG_KSNAV_NETCP_PDMA_RX_BASE KS2_NETCP_PDMA_RX_BASE
129#define CONFIG_KSNAV_NETCP_PDMA_RX_CH_NUM KS2_NETCP_PDMA_RX_CH_NUM
130#define CONFIG_KSNAV_NETCP_PDMA_SCHED_BASE KS2_NETCP_PDMA_SCHED_BASE
131#define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_BASE KS2_NETCP_PDMA_RX_FLOW_BASE
132#define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_NUM KS2_NETCP_PDMA_RX_FLOW_NUM
133#define CONFIG_KSNAV_NETCP_PDMA_RX_FREE_QUEUE KS2_NETCP_PDMA_RX_FREE_QUEUE
134#define CONFIG_KSNAV_NETCP_PDMA_RX_RCV_QUEUE KS2_NETCP_PDMA_RX_RCV_QUEUE
135#define CONFIG_KSNAV_NETCP_PDMA_TX_SND_QUEUE KS2_NETCP_PDMA_TX_SND_QUEUE
136
Khoronzhuk, Ivanf2c13ba2014-09-29 22:17:22 +0300137/* Keystone net */
Hao Zhang7874b8a2014-10-29 13:09:34 +0200138#define CONFIG_DRIVER_TI_KEYSTONE_NET
Hao Zhangd890dff2014-10-22 17:18:23 +0300139#define CONFIG_KSNET_MAC_ID_BASE KS2_MAC_ID_BASE_ADDR
140#define CONFIG_KSNET_NETCP_BASE KS2_NETCP_BASE
141#define CONFIG_KSNET_SERDES_SGMII_BASE KS2_SGMII_SERDES_BASE
Khoronzhuk, Ivan3df3e632014-10-17 21:01:13 +0300142#define CONFIG_KSNET_SERDES_SGMII2_BASE KS2_SGMII_SERDES2_BASE
Hao Zhangd890dff2014-10-22 17:18:23 +0300143#define CONFIG_KSNET_SERDES_LANES_PER_SGMII KS2_LANES_PER_SGMII_SERDES
Khoronzhuk, Ivanf2c13ba2014-09-29 22:17:22 +0300144
Khoronzhuk, Ivan53eae4a2014-10-29 13:09:32 +0200145/* SerDes */
146#define CONFIG_TI_KEYSTONE_SERDES
147
Hao Zhangeb01de22014-07-09 23:44:48 +0300148/* AEMIF */
149#define CONFIG_TI_AEMIF
150#define CONFIG_AEMIF_CNTRL_BASE KS2_AEMIF_CNTRL_BASE
151
152/* I2C Configuration */
153#define CONFIG_SYS_I2C
154#define CONFIG_SYS_I2C_DAVINCI
155#define CONFIG_SYS_DAVINCI_I2C_SPEED 100000
156#define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10 /* SMBus host address */
157#define CONFIG_SYS_DAVINCI_I2C_SPEED1 100000
158#define CONFIG_SYS_DAVINCI_I2C_SLAVE1 0x10 /* SMBus host address */
159#define CONFIG_SYS_DAVINCI_I2C_SPEED2 100000
160#define CONFIG_SYS_DAVINCI_I2C_SLAVE2 0x10 /* SMBus host address */
161#define I2C_BUS_MAX 3
162
163/* EEPROM definitions */
164#define CONFIG_SYS_I2C_MULTI_EEPROMS
165#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
166#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
167#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
168#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
169#define CONFIG_ENV_EEPROM_IS_ON_I2C
170
171/* NAND Configuration */
172#define CONFIG_NAND_DAVINCI
173#define CONFIG_KEYSTONE_RBL_NAND
174#define CONFIG_KEYSTONE_NAND_MAX_RBL_SIZE CONFIG_ENV_OFFSET
175#define CONFIG_SYS_NAND_MASK_CLE 0x4000
176#define CONFIG_SYS_NAND_MASK_ALE 0x2000
177#define CONFIG_SYS_NAND_CS 2
178#define CONFIG_SYS_NAND_USE_FLASH_BBT
179#define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
180
181#define CONFIG_SYS_NAND_LARGEPAGE
182#define CONFIG_SYS_NAND_BASE_LIST { 0x30000000, }
183#define CONFIG_SYS_MAX_NAND_DEVICE 1
184#define CONFIG_SYS_NAND_MAX_CHIPS 1
185#define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
186#define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
187#define CONFIG_ENV_IS_IN_NAND
188#define CONFIG_ENV_OFFSET 0x100000
189#define CONFIG_MTD_PARTITIONS
190#define CONFIG_MTD_DEVICE
191#define CONFIG_RBTREE
192#define CONFIG_LZO
193#define MTDIDS_DEFAULT "nand0=davinci_nand.0"
194#define MTDPARTS_DEFAULT "mtdparts=davinci_nand.0:" \
195 "1024k(bootloader)ro,512k(params)ro," \
196 "-(ubifs)"
197
WingMan Kwok66c5b9f2014-09-05 22:26:23 +0300198/* USB Configuration */
199#define CONFIG_USB_XHCI
200#define CONFIG_USB_XHCI_KEYSTONE
201#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
202#define CONFIG_USB_STORAGE
203#define CONFIG_DOS_PARTITION
204#define CONFIG_EFI_PARTITION
205#define CONFIG_FS_FAT
206#define CONFIG_SYS_CACHELINE_SIZE 64
207#define CONFIG_USB_SS_BASE KS2_USB_SS_BASE
208#define CONFIG_USB_HOST_XHCI_BASE KS2_USB_HOST_XHCI_BASE
209#define CONFIG_DEV_USB_PHY_BASE KS2_DEV_USB_PHY_BASE
210#define CONFIG_USB_PHY_CFG_BASE KS2_USB_PHY_CFG_BASE
211
Hao Zhangeb01de22014-07-09 23:44:48 +0300212/* U-Boot command configuration */
213#include <config_cmd_default.h>
214#define CONFIG_CMD_ASKENV
215#define CONFIG_CMD_DHCP
216#define CONFIG_CMD_I2C
217#define CONFIG_CMD_PING
218#define CONFIG_CMD_SAVES
219#define CONFIG_CMD_MTDPARTS
220#define CONFIG_CMD_NAND
221#define CONFIG_CMD_UBI
222#define CONFIG_CMD_UBIFS
223#define CONFIG_CMD_SF
224#define CONFIG_CMD_EEPROM
WingMan Kwok66c5b9f2014-09-05 22:26:23 +0300225#define CONFIG_CMD_USB
Khoronzhuk, Ivanf238c4a2014-11-04 18:06:27 +0200226#define CONFIG_CMD_FAT
227#define CONFIG_CMD_FS_GENERIC
Hao Zhangeb01de22014-07-09 23:44:48 +0300228
229/* U-Boot general configuration */
230#define CONFIG_SYS_GENERIC_BOARD
Khoronzhuk, Ivand0553052014-09-26 15:42:30 +0300231#define CONFIG_MISC_INIT_R
Hao Zhangeb01de22014-07-09 23:44:48 +0300232#define CONFIG_SYS_CBSIZE 1024
233#define CONFIG_SYS_PBSIZE 2048
234#define CONFIG_SYS_MAXARGS 16
235#define CONFIG_SYS_HUSH_PARSER
236#define CONFIG_SYS_LONGHELP
237#define CONFIG_CRC32_VERIFY
238#define CONFIG_MX_CYCLIC
239#define CONFIG_CMDLINE_EDITING
240#define CONFIG_VERSION_VARIABLE
241#define CONFIG_TIMESTAMP
242
243/* EDMA3 */
244#define CONFIG_TI_EDMA3
245
246#define CONFIG_BOOTDELAY 3
247#define CONFIG_BOOTFILE "uImage"
248#define CONFIG_EXTRA_ENV_SETTINGS \
Murali Karicheri449c3a62014-11-04 16:52:34 +0200249 CONFIG_EXTRA_ENV_KS2_BOARD_SETTINGS \
Murali Karicheria68f6692014-11-03 18:09:52 +0200250 "boot=ubi\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300251 "tftp_root=/\0" \
252 "nfs_root=/export\0" \
253 "mem_lpae=1\0" \
254 "mem_reserve=512M\0" \
255 "addr_fdt=0x87000000\0" \
256 "addr_kern=0x88000000\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300257 "addr_uboot=0x87000000\0" \
258 "addr_fs=0x82000000\0" \
259 "addr_ubi=0x82000000\0" \
260 "addr_secdb_key=0xc000000\0" \
261 "fdt_high=0xffffffff\0" \
Khoronzhuk, Ivan01273622014-11-04 16:52:35 +0200262 "name_kern=uImage-keystone-evm.bin\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300263 "run_mon=mon_install ${addr_mon}\0" \
264 "run_kern=bootm ${addr_kern} - ${addr_fdt}\0" \
265 "init_net=run args_all args_net\0" \
266 "init_ubi=run args_all args_ubi; " \
Khoronzhuk, Ivan2e846ce2014-11-03 18:09:51 +0200267 "ubi part ubifs; ubifsmount ubi:boot;" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300268 "ubifsload ${addr_secdb_key} securedb.key.bin;\0" \
269 "get_fdt_net=dhcp ${addr_fdt} ${tftp_root}/${name_fdt}\0" \
270 "get_fdt_ubi=ubifsload ${addr_fdt} ${name_fdt}\0" \
271 "get_kern_net=dhcp ${addr_kern} ${tftp_root}/${name_kern}\0" \
272 "get_kern_ubi=ubifsload ${addr_kern} ${name_kern}\0" \
273 "get_mon_net=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \
274 "get_mon_ubi=ubifsload ${addr_mon} ${name_mon}\0" \
275 "get_uboot_net=dhcp ${addr_uboot} ${tftp_root}/${name_uboot}\0" \
276 "burn_uboot_spi=sf probe; sf erase 0 0x100000; " \
277 "sf write ${addr_uboot} 0 ${filesize}\0" \
278 "burn_uboot_nand=nand erase 0 0x100000; " \
279 "nand write ${addr_uboot} 0 ${filesize}\0" \
280 "args_all=setenv bootargs console=ttyS0,115200n8 rootwait=1\0" \
Hao Zhangeb01de22014-07-09 23:44:48 +0300281 "args_net=setenv bootargs ${bootargs} rootfstype=nfs " \
282 "root=/dev/nfs rw nfsroot=${serverip}:${nfs_root}," \
283 "${nfs_options} ip=dhcp\0" \
284 "nfs_options=v3,tcp,rsize=4096,wsize=4096\0" \
285 "get_fdt_ramfs=dhcp ${addr_fdt} ${tftp_root}/${name_fdt}\0" \
286 "get_kern_ramfs=dhcp ${addr_kern} ${tftp_root}/${name_kern}\0" \
287 "get_mon_ramfs=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \
288 "get_fs_ramfs=dhcp ${addr_fs} ${tftp_root}/${name_fs}\0" \
289 "get_ubi_net=dhcp ${addr_ubi} ${tftp_root}/${name_ubi}\0" \
290 "burn_ubi=nand erase.part ubifs; " \
291 "nand write ${addr_ubi} ubifs ${filesize}\0" \
292 "init_ramfs=run args_all args_ramfs get_fs_ramfs\0" \
293 "args_ramfs=setenv bootargs ${bootargs} " \
294 "rdinit=/sbin/init rw root=/dev/ram0 " \
295 "initrd=0x802000000,9M\0" \
296 "no_post=1\0" \
297 "mtdparts=mtdparts=davinci_nand.0:" \
298 "1024k(bootloader)ro,512k(params)ro,-(ubifs)\0"
299
300#define CONFIG_BOOTCOMMAND \
301 "run init_${boot} get_fdt_${boot} get_mon_${boot} " \
302 "get_kern_${boot} run_mon run_kern"
303
304#define CONFIG_BOOTARGS \
305
306/* Linux interfacing */
307#define CONFIG_CMDLINE_TAG
308#define CONFIG_SETUP_MEMORY_TAGS
309#define CONFIG_OF_LIBFDT 1
310#define CONFIG_OF_BOARD_SETUP
311#define CONFIG_SYS_BARGSIZE 1024
312#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x08000000)
313#define CONFIG_LINUX_BOOT_PARAM_ADDR (CONFIG_SYS_SDRAM_BASE + 0x100)
314
315#define CONFIG_SUPPORT_RAW_INITRD
316
317/* we may include files below only after all above definitions */
318#include <asm/arch/hardware.h>
319#include <asm/arch/clock.h>
320#define CONFIG_SYS_HZ_CLOCK clk_get_rate(KS2_CLK1_6)
321
Hao Zhangeb01de22014-07-09 23:44:48 +0300322#endif /* __CONFIG_KS2_EVM_H */