Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df4262f7923cd08e0b3cb924afc17f8941c3da32 / . / configs / cgtqmx8_defconfig
blob: 37ae957db03aafcb805846efb42b781ce9f01010 [file] [log] [blame]
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]1CONFIG_ARM=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]2CONFIG_ARCH_IMX8=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]3CONFIG_TEXT_BASE=0x80020000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x2400000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]5CONFIG_SPL_GPIO=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=3
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]9CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
10CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x80200000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_ENV_SIZE=0x1000
12CONFIG_ENV_OFFSET=0x400000
13CONFIG_DM_GPIO=y
14CONFIG_DEFAULT_DEVICE_TREE="imx8qm-cgtqmx8"
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]15CONFIG_TARGET_CONGA_QMX8=y
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]16CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]17CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]18CONFIG_SPL_DRIVERS_MISC=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_SPL_STACK=0x13e000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]20CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
21CONFIG_SPL_BSS_START_ADDR=0x128000
22CONFIG_SPL_BSS_MAX_SIZE=0x1000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]23CONFIG_SYS_BOOTM_LEN=0x800000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x80280000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]25CONFIG_SPL=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]26CONFIG_REMAKE_ELF=y
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]27# CONFIG_EFI_LOADER is not set
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]28CONFIG_FIT=y
Oliver Graute51039ce2022-11-04 16:03:38 +0100[diff] [blame]29CONFIG_FIT_EXTERNAL_OFFSET=0x3000
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]30CONFIG_SPL_LOAD_FIT=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]31CONFIG_BOOTDELAY=3
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]32CONFIG_OF_BOARD_SETUP=y
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]33CONFIG_USE_BOOTCOMMAND=y
34CONFIG_BOOTCOMMAND="mmc dev ${mmcdev}; if mmc rescan; then if run loadbootscript; then run bootscript; else if run loadimage; then run mmcboot; else run netboot; fi; fi; else booti ${loadaddr} - ${fdt_addr}; fi"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]35CONFIG_SYS_CBSIZE=256
36CONFIG_SYS_PBSIZE=276
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]37CONFIG_LOG=y
Tom Rini36f48792021-10-30 23:03:57 -0400[diff] [blame]38CONFIG_BOARD_EARLY_INIT_F=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]39CONFIG_SPL_MAX_SIZE=0x1f000
Tom Riniadd196e2022-11-21 11:58:53 -0500[diff] [blame]40# CONFIG_SPL_BINMAN_UBOOT_SYMBOLS is not set
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]41CONFIG_SPL_BOARD_INIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]42# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]43CONFIG_SPL_SYS_MALLOC=y
44CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
45CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x120000
46CONFIG_SPL_SYS_MALLOC_SIZE=0x3000
Simon Glass18422832024-08-22 07:55:00 -0600[diff] [blame]47CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]48CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x800
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]49CONFIG_SYS_MMCSD_FS_BOOT_PARTITION=0
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]50CONFIG_SPL_POWER_DOMAIN=y
Simon Glass1ba1d4e2021-07-10 21:14:28 -0600[diff] [blame]51CONFIG_SPL_WATCHDOG=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]52CONFIG_HUSH_PARSER=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]53CONFIG_CMD_CPU=y
54# CONFIG_BOOTM_NETBSD is not set
55# CONFIG_CMD_IMPORTENV is not set
56CONFIG_CMD_CLK=y
57CONFIG_CMD_DM=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]58CONFIG_CMD_FUSE=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]59CONFIG_CMD_GPIO=y
60CONFIG_CMD_I2C=y
61CONFIG_CMD_MMC=y
62CONFIG_CMD_DHCP=y
63CONFIG_CMD_MII=y
64CONFIG_CMD_PING=y
65CONFIG_CMD_CACHE=y
66CONFIG_CMD_FAT=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]67CONFIG_SPL_OF_CONTROL=y
Tom Rini6fe84222021-11-07 22:59:38 -0500[diff] [blame]68CONFIG_ENV_OVERWRITE=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]69CONFIG_ENV_IS_IN_MMC=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]70CONFIG_SYS_MMC_ENV_DEV=1
Tom Rini7dfde5b2021-08-30 09:16:28 -0400[diff] [blame]71CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]72CONFIG_SPL_DM=y
73CONFIG_SPL_CLK=y
74CONFIG_CLK_IMX8=y
75CONFIG_CPU=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]76CONFIG_MXC_GPIO=y
77CONFIG_DM_PCA953X=y
78CONFIG_DM_I2C=y
79CONFIG_SYS_I2C_IMX_LPI2C=y
80CONFIG_I2C_MUX=y
81CONFIG_I2C_MUX_PCA954x=y
82CONFIG_MISC=y
Tom Rinia34469d2021-10-30 23:03:51 -0400[diff] [blame]83CONFIG_SUPPORT_EMMC_BOOT=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]84CONFIG_FSL_USDHC=y
85CONFIG_PHYLIB=y
86CONFIG_PHY_ADDR_ENABLE=y
87CONFIG_PHY_ATHEROS=y
Oliver Grauteaf5e29b2021-05-31 15:50:40 +0200[diff] [blame]88CONFIG_PHY_GIGE=y
89CONFIG_FEC_MXC_SHARE_MDIO=y
90CONFIG_FEC_MXC_MDIO_BASE=0x5B040000
91CONFIG_FEC_MXC=y
92CONFIG_MII=y
93CONFIG_PINCTRL=y
94CONFIG_SPL_PINCTRL=y
95CONFIG_PINCTRL_IMX8=y
96CONFIG_POWER_DOMAIN=y
97CONFIG_IMX8_POWER_DOMAIN=y
98CONFIG_DM_REGULATOR=y
99CONFIG_SPL_DM_REGULATOR=y
100CONFIG_DM_REGULATOR_FIXED=y
101CONFIG_DM_REGULATOR_GPIO=y
102CONFIG_SPL_DM_REGULATOR_GPIO=y
103CONFIG_DM_SERIAL=y
104CONFIG_FSL_LPUART=y
105CONFIG_SPL_TINY_MEMSET=y