blob: e45cdd98aab2ceed0b2a488b21655ed0de12c766 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/phy/st,stih407-usb2-phy.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: STMicroelectronics STiH407 USB PHY controller
8
9maintainers:
10 - Patrice Chotard <patrice.chotard@foss.st.com>
11
12description:
13 The USB picoPHY device is the PHY for both USB2 and USB3 host controllers
14 (when controlling usb2/1.1 devices) available on STiH407 SoC family from
15 STMicroelectronics.
16
17properties:
18 compatible:
19 const: st,stih407-usb2-phy
20
21 st,syscfg:
22 description: Phandle to the syscfg bank
23 $ref: /schemas/types.yaml#/definitions/phandle-array
24 items:
25 - items:
26 - description: phandle to syscfg
27 - description: phyparam register offset
28 - description: phyctrl register offset
29
30 resets:
31 items:
32 - description: Phandle and reset specifier pair for the whole phy.
33 - description: Phandle and reset specifier pair for the port.
34
35 reset-names:
36 items:
37 - const: global
38 - const: port
39
40 "#phy-cells":
41 const: 0
42
43required:
44 - compatible
45 - st,syscfg
46 - resets
47 - reset-names
48 - "#phy-cells"
49
50additionalProperties: false
51
52examples:
53 - |
54 #include <dt-bindings/reset/stih407-resets.h>
55 usb-phy {
56 compatible = "st,stih407-usb2-phy";
57 #phy-cells = <0>;
58 st,syscfg = <&syscfg_core 0x100 0xf4>;
59 resets = <&softreset STIH407_PICOPHY_SOFTRESET>,
60 <&picophyreset STIH407_PICOPHY0_RESET>;
61 reset-names = "global", "port";
62 };
63...