blob: 9de865295d7a38c2da1ee66481b5cb5acdab8607 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/net/adi,adin1110.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: ADI ADIN1110 MAC-PHY
8
9maintainers:
10 - Alexandru Tachici <alexandru.tachici@analog.com>
11
12description: |
13 The ADIN1110 is a low power single port 10BASE-T1L MAC-
14 PHY designed for industrial Ethernet applications. It integrates
15 an Ethernet PHY core with a MAC and all the associated analog
16 circuitry, input and output clock buffering.
17
18 The ADIN2111 is a low power, low complexity, two-Ethernet ports
19 switch with integrated 10BASE-T1L PHYs and one serial peripheral
20 interface (SPI) port. The device is designed for industrial Ethernet
21 applications using low power constrained nodes and is compliant
22 with the IEEE 802.3cg-2019 Ethernet standard for long reach
23 10 Mbps single pair Ethernet (SPE).
24
25 The device has a 4-wire SPI interface for communication
26 between the MAC and host processor.
27
28allOf:
29 - $ref: ethernet-controller.yaml#
30 - $ref: /schemas/spi/spi-peripheral-props.yaml#
31
32properties:
33 compatible:
34 enum:
35 - adi,adin1110
36 - adi,adin2111
37
38 reg:
39 maxItems: 1
40
41 adi,spi-crc:
42 description: |
43 Enable CRC8 checks on SPI read/writes.
44 type: boolean
45
46 interrupts:
47 maxItems: 1
48
49 reset-gpios:
50 maxItems: 1
51 description: GPIO connected to active low reset
52
53required:
54 - compatible
55 - reg
56 - interrupts
57
58unevaluatedProperties: false
59
60examples:
61 - |
62 #include <dt-bindings/interrupt-controller/irq.h>
63
64 spi {
65
66 #address-cells = <1>;
67 #size-cells = <0>;
68
69 ethernet@0 {
70 compatible = "adi,adin2111";
71 reg = <0>;
72 spi-max-frequency = <24500000>;
73
74 adi,spi-crc;
75
76 interrupt-parent = <&gpio>;
77 interrupts = <25 IRQ_TYPE_LEVEL_LOW>;
78
79 local-mac-address = [ 00 11 22 33 44 55 ];
80 };
81 };