blob: 428e954d7638495e2cf771ac3c780f8cb5ec080f [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/qcom,gcc-sdx55.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Qualcomm Global Clock & Reset Controller on SDX55
8
9maintainers:
10 - Vinod Koul <vkoul@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
12
13description: |
14 Qualcomm global clock control module provides the clocks, resets and
15 power domains on SDX55
16
17 See also:: include/dt-bindings/clock/qcom,gcc-sdx55.h
18
19properties:
20 compatible:
21 const: qcom,gcc-sdx55
22
23 clocks:
24 items:
25 - description: Board XO source
26 - description: Sleep clock source
27
28 clock-names:
29 items:
30 - const: bi_tcxo
31 - const: sleep_clk
32
33required:
34 - compatible
35 - clocks
36 - clock-names
37
38allOf:
39 - $ref: qcom,gcc.yaml#
40
41unevaluatedProperties: false
42
43examples:
44 - |
45 #include <dt-bindings/clock/qcom,rpmh.h>
46 clock-controller@100000 {
47 compatible = "qcom,gcc-sdx55";
48 reg = <0x00100000 0x1f0000>;
49 clocks = <&rpmhcc RPMH_CXO_CLK>,
50 <&sleep_clk>;
51 clock-names = "bi_tcxo",
52 "sleep_clk";
53 #clock-cells = <1>;
54 #reset-cells = <1>;
55 #power-domain-cells = <1>;
56 };
57
58...