blob: 27b4b2ed84ac31b092df38f0186eadc699f5791a [file] [log] [blame]
Peng Fane2c76432024-10-23 12:03:17 +08001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright 2024 NXP
4 */
5
6#include "imx93-u-boot.dtsi"
7
8/ {
9 wdt-reboot {
10 compatible = "wdt-reboot";
11 wdt = <&wdog3>;
12 bootph-pre-ram;
13 bootph-some-ram;
14 };
15
16 firmware {
17 optee {
18 compatible = "linaro,optee-tz";
19 method = "smc";
20 };
21 };
22};
23
24&{/soc@0} {
25 bootph-all;
26 bootph-pre-ram;
27};
28
29&aips1 {
30 bootph-pre-ram;
31 bootph-all;
32};
33
34&aips2 {
35 bootph-pre-ram;
36 bootph-some-ram;
37};
38
39&aips3 {
40 bootph-pre-ram;
41 bootph-some-ram;
42};
43
44&iomuxc {
45 bootph-pre-ram;
46 bootph-some-ram;
47};
48
49&reg_usdhc2_vmmc {
50 u-boot,off-on-delay-us = <20000>;
51 bootph-pre-ram;
52 bootph-some-ram;
53};
54
55&pinctrl_reg_usdhc2_vmmc {
56 bootph-pre-ram;
57};
58
59&pinctrl_uart1 {
60 bootph-pre-ram;
61 bootph-some-ram;
62};
63
64&pinctrl_usdhc2_gpio {
65 bootph-pre-ram;
66 bootph-some-ram;
67};
68
69&pinctrl_usdhc2 {
70 bootph-pre-ram;
71 bootph-some-ram;
72};
73
74&gpio1 {
75 bootph-pre-ram;
76 bootph-some-ram;
77};
78
79&gpio2 {
80 bootph-pre-ram;
81 bootph-some-ram;
82};
83
84&gpio3 {
85 bootph-pre-ram;
86 bootph-some-ram;
87};
88
89&gpio4 {
90 bootph-pre-ram;
91 bootph-some-ram;
92};
93
94&lpuart1 {
95 bootph-pre-ram;
96 bootph-some-ram;
97};
98
99&usdhc1 {
100 bootph-pre-ram;
101 bootph-some-ram;
102};
103
104&usdhc2 {
105 bootph-pre-ram;
106 bootph-some-ram;
107};
108
109&lpi2c2 {
110 bootph-pre-ram;
111 bootph-some-ram;
112};
113
114&{/soc@0/bus@44000000/i2c@44350000/pmic@25} {
115 bootph-pre-ram;
116 bootph-some-ram;
117};
118
119&{/soc@0/bus@44000000/i2c@44350000/pmic@25/regulators} {
120 bootph-pre-ram;
121 bootph-some-ram;
122};
123
124&pinctrl_lpi2c2 {
125 bootph-pre-ram;
126 bootph-some-ram;
127};
128
129&ethphy1 {
130 reset-gpios = <&pcal6524 15 GPIO_ACTIVE_LOW>;
131 reset-assert-us = <15000>;
132 reset-deassert-us = <100000>;
133};
134
135&s4muap {
136 bootph-pre-ram;
137 bootph-some-ram;
138 status = "okay";
139};
140
141&clk {
142 bootph-all;
143 bootph-pre-ram;
144 /delete-property/ assigned-clocks;
145 /delete-property/ assigned-clock-rates;
146 /delete-property/ assigned-clock-parents;
147};
148
149&osc_32k {
150 bootph-all;
151 bootph-pre-ram;
152};
153
154&osc_24m {
155 bootph-all;
156 bootph-pre-ram;
157};
158
159&clk_ext1 {
160 bootph-all;
161 bootph-pre-ram;
162};