Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df0544a60ee04658e2157b9034235e1b8af1cb26 / . / configs / socfpga_arria10_defconfig
blob: 09a018c97d19d9f153583de4707a4204ce682edf [file] [log] [blame]
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]3CONFIG_TARGET_SOCFPGA_ARRIA10_SOCDK=y
4CONFIG_IDENT_STRING="socfpga_arria10"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]5CONFIG_DISTRO_DEFAULTS=y
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]6CONFIG_USE_BOOTARGS=y
7CONFIG_BOOTARGS="console=ttyS0,115200"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]8# CONFIG_USE_BOOTCOMMAND is not set
Tien Fong Cheedf0544a2019-05-07 17:42:31 +0800[diff] [blame^]9CONFIG_SYS_CONSOLE_IS_IN_ENV=y
10CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
11CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]12CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_socdk_sdmmc.dtb"
Tien Fong Cheedf0544a2019-05-07 17:42:31 +0800[diff] [blame^]13CONFIG_VERSION_VARIABLE=y
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]14CONFIG_DISPLAY_BOARDINFO_LATE=y
Philipp Tomsichb3027472018-11-30 22:13:25 +0100[diff] [blame]15CONFIG_BOUNCE_BUFFER=y
Simon Goldschmidtcc4078c2018-09-30 14:31:53 +0200[diff] [blame]16CONFIG_SPL_TEXT_BASE=0xFFE00000
Tien Fong Chee486d59a2017-07-26 13:05:42 +0800[diff] [blame]17CONFIG_SPL_FPGA_SUPPORT=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]18CONFIG_CMD_ASKENV=y
19CONFIG_CMD_GREPENV=y
20# CONFIG_CMD_FLASH is not set
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]21CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_MMC=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]23CONFIG_CMD_CACHE=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]24CONFIG_CMD_EXT4_WRITE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]25CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
Tien Fong Cheedf0544a2019-05-07 17:42:31 +0800[diff] [blame^]26CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]27CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_socdk_sdmmc"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]28CONFIG_ENV_IS_IN_MMC=y
Tien Fong Cheee7eb94f2019-05-07 17:42:29 +0800[diff] [blame]29CONFIG_SPL_ENV_SUPPORT=y
30CONFIG_SPL_DM=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]31CONFIG_SPL_DM_SEQ_ALIAS=y
Tien Fong Cheee7eb94f2019-05-07 17:42:29 +0800[diff] [blame]32CONFIG_SPL_DM_MMC=y
33CONFIG_SPL_MMC_SUPPORT=y
Tien Fong Cheee7eb94f2019-05-07 17:42:29 +0800[diff] [blame]34CONFIG_SPL_FS_FAT=y
35CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
36CONFIG_FS_LOADER=y
37CONFIG_FPGA_SOCFPGA=y
38CONFIG_SPL_FIT=y
39CONFIG_FIT=y
Ley Foon Tan10b69642017-04-26 02:44:46 +0800[diff] [blame]40CONFIG_DM_GPIO=y
41CONFIG_DWAPB_GPIO=y
42CONFIG_DM_MMC=y
Tom Rinic17c2812018-11-13 19:44:53 -0500[diff] [blame]43CONFIG_MTD_DEVICE=y
Tien Fong Cheedf0544a2019-05-07 17:42:31 +0800[diff] [blame^]44CONFIG_MMC_DW=y
45CONFIG_PHY_MICREL=y
46CONFIG_PHY_MICREL_KSZ90X1=y
Marek Vasutc5757c92018-08-13 21:02:54 +0200[diff] [blame]47CONFIG_DM_ETH=y
48CONFIG_ETH_DESIGNWARE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]49CONFIG_MII=y
Tien Fong Cheedf0544a2019-05-07 17:42:31 +0800[diff] [blame^]50CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]51CONFIG_SPI=y
Marek Vasutaaa40e72018-08-18 16:00:31 +0200[diff] [blame]52CONFIG_TIMER=y
53CONFIG_SPL_TIMER=y
54CONFIG_DESIGNWARE_APB_TIMER=y