blob: 01978c08f5e34bd820caff3ebff5367425389a05 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Wang Huan8ce6bec2014-09-05 13:52:34 +08002/*
3 * Copyright 2014 Freescale Semiconductor, Inc.
4 *
Wang Huan8ce6bec2014-09-05 13:52:34 +08005 */
6
7#ifndef __ASM_ARCH_LS102XA_CLOCK_H_
8#define __ASM_ARCH_LS102XA_CLOCK_H_
9
Wang Huan8ce6bec2014-09-05 13:52:34 +080010enum mxc_clock {
11 MXC_ARM_CLK = 0,
12 MXC_UART_CLK,
Wang Huan8ce6bec2014-09-05 13:52:34 +080013 MXC_I2C_CLK,
14 MXC_DSPI_CLK,
15};
16
17unsigned int mxc_get_clock(enum mxc_clock clk);
Simon Glass89e0a3a2017-05-17 08:23:10 -060018ulong get_ddr_freq(ulong);
Simon Glass243182c2017-05-17 08:23:06 -060019uint get_svr(void);
Wang Huan8ce6bec2014-09-05 13:52:34 +080020
21#endif /* __ASM_ARCH_LS102XA_CLOCK_H_ */