Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / de828b455665ae2a7a768d8a0d7a3e0cf6e46f6e / . / configs / ls1012a2g5rdb_tfa_defconfig
blob: 00e8b104b28fce753e694c233f599ba75d7048d7 [file] [log] [blame]
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012A2G5RDB=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini56fd1e12020-11-30 12:50:32 -0500[diff] [blame]7CONFIG_SYS_MEMTEST_START=0x80000000
8CONFIG_SYS_MEMTEST_END=0x9fffffff
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]9CONFIG_ENV_SIZE=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_OFFSET=0x500000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-2g5rdb"
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_QSPI_AHB_INIT=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]15CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
16CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
17CONFIG_AHCI=y
18CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]19# CONFIG_SYS_MALLOC_F is not set
20CONFIG_FIT_VERBOSE=y
21CONFIG_OF_BOARD_SETUP=y
22CONFIG_OF_STDOUT_VIA_ALIAS=y
23CONFIG_BOOTDELAY=10
24CONFIG_USE_BOOTARGS=y
25CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
26# CONFIG_DISPLAY_BOARDINFO is not set
27CONFIG_DISPLAY_BOARDINFO_LATE=y
28CONFIG_CMD_GREPENV=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]29CONFIG_CMD_MEMINFO=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]30CONFIG_CMD_MEMTEST=y
31CONFIG_CMD_GPT=y
32CONFIG_CMD_I2C=y
33CONFIG_CMD_MMC=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]34CONFIG_CMD_USB=y
35# CONFIG_CMD_SETEXPR is not set
36CONFIG_CMD_CACHE=y
37CONFIG_OF_CONTROL=y
Kuldeep Singh248a2932020-07-30 15:38:07 +0530[diff] [blame]38CONFIG_ENV_OVERWRITE=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]39CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]40CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]41CONFIG_NET_RANDOM_ETHADDR=y
42CONFIG_DM=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]43CONFIG_SATA=y
Tom Rinif4e64b92022-02-08 23:50:55 +0000[diff] [blame]44CONFIG_SCSI_AHCI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]45CONFIG_SATA_CEVA=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]46CONFIG_MPC8XXX_GPIO=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]47CONFIG_DM_I2C=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]48CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]49CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]50CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]51CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]52# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]53CONFIG_SPI_FLASH_SPANSION=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]54# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
55CONFIG_FSL_PFE=y
56CONFIG_DM_ETH=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]57CONFIG_DM_RTC=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]58CONFIG_DM_SCSI=y
59CONFIG_SYS_NS16550=y
60CONFIG_SPI=y
61CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]62CONFIG_FSL_QSPI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]63CONFIG_USB=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]64CONFIG_USB_XHCI_HCD=y
65CONFIG_USB_XHCI_DWC3=y