Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / de828b455665ae2a7a768d8a0d7a3e0cf6e46f6e / . / configs / P2020RDB-PC_36BIT_defconfig
blob: 4c120e5722b646c07fe8542595730342756934cd [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini0c4dded2022-03-30 09:30:15 -0400[diff] [blame]2CONFIG_SYS_IMMR=0xFFE00000
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_SECT_SIZE=0x20000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="p2020rdb-pc_36b"
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC85xx=y
Simon Glass9fdc0de2017-05-17 03:25:15 -0600[diff] [blame]9# CONFIG_CMD_ERRATA is not set
York Sun9c01ff22016-11-17 14:19:18 -0800[diff] [blame]10CONFIG_TARGET_P2020RDB=y
Hou Zhiqiang1a2961d2019-08-20 09:35:29 +0000[diff] [blame]11CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Masahiro Yamada653e9fe2016-07-25 19:56:03 +0900[diff] [blame]12CONFIG_PHYS_64BIT=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]13CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]14CONFIG_FIT=y
15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]18CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]19CONFIG_USE_BOOTCOMMAND=y
20CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr"
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]21CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]22CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]23# CONFIG_MISC_INIT_R is not set
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]24CONFIG_HUSH_PARSER=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]25# CONFIG_AUTO_COMPLETE is not set
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]26CONFIG_CMD_IMLS=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]27CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
28CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]29CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]31CONFIG_CMD_PCI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]32CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]33CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]34CONFIG_CMD_PING=y
Simon Glass027608e2017-05-17 03:25:25 -0600[diff] [blame]35# CONFIG_CMD_HASH is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_EXT2=y
37CONFIG_CMD_FAT=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]38CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]39CONFIG_MTDIDS_DEFAULT="nor0=fef000000.nor"
40CONFIG_MTDPARTS_DEFAULT="mtdparts=fef000000.nor:256k(vsc7385-firmware),256k(dtb),4608k(kernel),9984k(fs),1280k(u-boot)"
Hou Zhiqiang1a2961d2019-08-20 09:35:29 +0000[diff] [blame]41CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]42CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]43CONFIG_ENV_IS_IN_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]44CONFIG_ENV_ADDR=0xEFF20000
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]45CONFIG_DM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]46CONFIG_DDR_CLK_FREQ=66666666
Tom Rinif7eed202021-11-13 18:10:40 -0500[diff] [blame]47CONFIG_SYS_BR0_PRELIM_BOOL=y
48CONFIG_SYS_BR0_PRELIM=0xEF001001
49CONFIG_SYS_OR0_PRELIM=0xFC000FF7
50CONFIG_SYS_BR2_PRELIM_BOOL=y
51CONFIG_SYS_BR2_PRELIM=0xFFB00801
52CONFIG_SYS_OR2_PRELIM=0xFFFE09FF
53CONFIG_SYS_BR3_PRELIM_BOOL=y
54CONFIG_SYS_BR3_PRELIM=0xFFA00801
55CONFIG_SYS_OR3_PRELIM=0xFFF009F7
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]56CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]57CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]58CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]59CONFIG_SYS_I2C_FSL=y
60CONFIG_SYS_FSL_I2C_OFFSET=0x3000
61CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
62CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]63CONFIG_SYS_I2C_EEPROM_ADDR=0x52
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]64CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]65CONFIG_MTD=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]66CONFIG_MTD_NOR_FLASH=y
67CONFIG_FLASH_CFI_DRIVER=y
68CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
69CONFIG_FLASH_CFI_MTD=y
70CONFIG_SYS_FLASH_CFI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]71CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]72CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]73CONFIG_SPI_FLASH_SPANSION=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]74CONFIG_PHY_ATHEROS=y
75CONFIG_PHY_BROADCOM=y
76CONFIG_PHY_DAVICOM=y
77CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]78CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]79CONFIG_PHY_NATSEMI=y
80CONFIG_PHY_REALTEK=y
81CONFIG_PHY_SMSC=y
82CONFIG_PHY_VITESSE=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]83CONFIG_PHY_FIXED=y
84CONFIG_DM_ETH=y
85CONFIG_DM_MDIO=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]86CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]87CONFIG_E1000=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]88CONFIG_MII=y
89CONFIG_TSEC_ENET=y
Hou Zhiqiang6427c9d2019-08-27 11:04:18 +0000[diff] [blame]90CONFIG_PCIE_FSL=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]91CONFIG_DM_RTC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]92CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]93CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]94CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]95CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]96CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]97CONFIG_USB_EHCI_FSL=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]98CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]99CONFIG_ADDR_MAP=y