blob: 36acf016319d9859134890dafac2097fd6ffa615 [file] [log] [blame]
Daniel Hellstroma2d96db2008-03-26 23:26:48 +01001/* Configuration header file for Gaisler GR-XC3S-1500
2 * spartan board.
3 *
4 * (C) Copyright 2003-2005
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2007
8 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
9 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010011 */
12
13#ifndef __CONFIG_H__
14#define __CONFIG_H__
15
Francois Retief703d0242015-10-28 16:49:02 +020016#define CONFIG_DISPLAY_BOARDINFO
Francois Retiefb131cc52015-10-29 00:02:48 +020017
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010018/*
19 * High Level Configuration Options
20 * (easy to change)
21 */
22
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010023#define CONFIG_GRXC3S1500 1 /* ... on GR-XC3S-1500 board */
24
25/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020026#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010027
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010028/*
29 * Serial console configuration
30 */
31#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020032#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010033
34/* Partitions */
35#define CONFIG_DOS_PARTITION
36#define CONFIG_MAC_PARTITION
37#define CONFIG_ISO_PARTITION
38
39/*
40 * Supported commands
41 */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010042#define CONFIG_CMD_REGINFO
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010043#define CONFIG_CMD_DIAG
44#define CONFIG_CMD_IRQ
45
46/*
47 * Autobooting
48 */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010049
50#define CONFIG_PREBOOT "echo;" \
51 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
52 "echo"
53
54#undef CONFIG_BOOTARGS
55
56#define CONFIG_EXTRA_ENV_SETTINGS \
57 "netdev=eth0\0" \
58 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
59 "nfsroot=${serverip}:${rootpath}\0" \
60 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
61 "addip=setenv bootargs ${bootargs} " \
62 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
63 ":${hostname}:${netdev}:off panic=1\0" \
64 "flash_nfs=run nfsargs addip;" \
65 "bootm ${kernel_addr}\0" \
66 "flash_self=run ramargs addip;" \
67 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
68 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
69 "scratch=40200000\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000070 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010071 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.206:192.168.0.20:192.168.0.1:255.255.255.0:grxc3s1500_daniel:eth0\0" \
72 ""
73
74#define CONFIG_NETMASK 255.255.255.0
75#define CONFIG_GATEWAYIP 192.168.0.1
76#define CONFIG_SERVERIP 192.168.0.20
77#define CONFIG_IPADDR 192.168.0.206
Joe Hershberger257ff782011-10-13 13:03:47 +000078#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010079#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergere4da2482011-10-13 13:03:48 +000080#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +010081
82#define CONFIG_BOOTCOMMAND "run flash_self"
83
84/* Memory MAP
85 *
86 * Flash:
87 * |--------------------------------|
88 * | 0x00000000 Text & Data & BSS | *
89 * | for Monitor | *
90 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
91 * | UNUSED / Growth | * 256kb
92 * |--------------------------------|
93 * | 0x00050000 Base custom area | *
94 * | kernel / FS | *
95 * | | * Rest of Flash
96 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
97 * | END-0x00008000 Environment | * 32kb
98 * |--------------------------------|
99 *
100 *
101 *
102 * Main Memory:
103 * |--------------------------------|
104 * | UNUSED / scratch area |
105 * | |
106 * | |
107 * | |
108 * | |
109 * |--------------------------------|
110 * | Monitor .Text / .DATA / .BSS | * 256kb
111 * | Relocated! | *
112 * |--------------------------------|
113 * | Monitor Malloc | * 128kb (contains relocated environment)
114 * |--------------------------------|
115 * | Monitor/kernel STACK | * 64kb
116 * |--------------------------------|
117 * | Page Table for MMU systems | * 2k
118 * |--------------------------------|
119 * | PROM Code accessed from Linux | * 6kb-128b
120 * |--------------------------------|
121 * | Global data (avail from kernel)| * 128b
122 * |--------------------------------|
123 *
124 */
125
126/*
127 * Flash configuration (8,16 or 32 MB)
128 * TEXT base always at 0xFFF00000
129 * ENV_ADDR always at 0xFFF40000
130 * FLASH_BASE at 0xFC000000 for 64 MB
131 * 0xFE000000 for 32 MB
132 * 0xFF000000 for 16 MB
133 * 0xFF800000 for 8 MB
134 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200135/*#define CONFIG_SYS_NO_FLASH 1*/
136#define CONFIG_SYS_FLASH_BASE 0x00000000
137#define CONFIG_SYS_FLASH_SIZE 0x00800000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100138
139#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200140#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
141#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100142
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200143#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
144#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
145#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
146#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
147#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100148
149/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200150#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200151#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200152#define CONFIG_SYS_FLASH_CFI
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100153/* Bypass cache when reading regs from flash memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200154#define CONFIG_SYS_FLASH_CFI_BYPASS_READ
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100155/* Buffered writes (32byte/go) instead of single accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100157
158/*
159 * Environment settings
160 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200161/*#define CONFIG_ENV_IS_NOWHERE 1*/
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200162#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200163/* CONFIG_ENV_ADDR need to be at sector boundary */
164#define CONFIG_ENV_SIZE 0x8000
165#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200166#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100167#define CONFIG_ENV_OVERWRITE 1
168
169/*
170 * Memory map
171 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200172#define CONFIG_SYS_SDRAM_BASE 0x40000000
173#define CONFIG_SYS_SDRAM_SIZE 0x4000000
174#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100175
176/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200177#undef CONFIG_SYS_SRAM_BASE
178#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100179
180/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
182#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
183#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100184
Wolfgang Denk0191e472010-10-26 14:34:52 +0200185#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100186
Wolfgang Denk0191e472010-10-26 14:34:52 +0200187#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100189
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200190#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
191#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100192
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200193#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200194#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
195# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100196#endif
197
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200198#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
199#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
200#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100201
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200202#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
203#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100204
205/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200206#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
207#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100208
209/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200210#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100211
212/*
213 * Ethernet configuration
214 */
215#define CONFIG_GRETH 1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100216
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100217#define CONFIG_PHY_ADDR 0x00
218
219/*
220 * Miscellaneous configurable options
221 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200222#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100223#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200224#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100225#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200226#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100227#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200228#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
229#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
230#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100231
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200232#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
233#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100234
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200235#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100236
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100237/*
238 * Various low-level settings
239 */
240
241/*-----------------------------------------------------------------------
242 * USB stuff
243 *-----------------------------------------------------------------------
244 */
245#define CONFIG_USB_CLOCK 0x0001BBBB
246#define CONFIG_USB_CONFIG 0x00005000
247
248/***** Gaisler GRLIB IP-Cores Config ********/
249
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200250#define CONFIG_SYS_GRLIB_SDRAM 0
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100251
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100252/* No SDRAM Configuration */
253#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
254
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100255/* See, GRLIB Docs (grip.pdf) on how to set up
256 * These the memory controller registers.
257 */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100258#define CONFIG_SYS_GRLIB_ESA_MCTRL1
259#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11))
260#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
261#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100262
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100263/* GRLIB FT-MCTRL configuration */
264#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
265#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11))
266#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
267#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100268
269/* no DDR controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100270#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100271
272/* no DDR2 Controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100273#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100274
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100275/* Identification string */
Francois Retief703d0242015-10-28 16:49:02 +0200276#define CONFIG_IDENT_STRING " Gaisler LEON3 GR-XC3S-1500"
Daniel Hellstroma2d96db2008-03-26 23:26:48 +0100277
278/* default kernel command line */
279#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
280
281#endif /* __CONFIG_H */