Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / da1ad1169721546b1b2a2767267fa62472f025a7 / . / configs / clearfog_defconfig
blob: 5fa645a45e23ee99005e7f2e6a38cf68c41e73ac [file] [log] [blame]
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_MVEBU=y
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]4CONFIG_SPL_LIBGENERIC_SUPPORT=y
Masahiro Yamada75794f92016-09-19 21:40:26 +0900[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]6CONFIG_TARGET_CLEARFOG=y
Simon Glassbd58f1d2016-09-12 23:18:44 -0600[diff] [blame]7CONFIG_SPL_MMC_SUPPORT=y
Simon Glasse076d6f2016-09-12 23:18:56 -0600[diff] [blame]8CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]9CONFIG_SPL_LIBDISK_SUPPORT=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="armada-388-clearfog"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]11CONFIG_DEBUG_UART=y
Patrick Wildt7e5b0192017-05-10 15:12:34 +0200[diff] [blame]12CONFIG_DISTRO_DEFAULTS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]13CONFIG_BOOTDELAY=3
Simon Glassbd5618d2016-10-17 20:13:00 -0600[diff] [blame]14CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]15# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]16CONFIG_SPL=y
Semen Protsenko7e3ba482016-11-16 19:19:05 +0200[diff] [blame]17CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x141
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]18CONFIG_SPL_I2C_SUPPORT=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]19# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]20CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]21CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_PCI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_SF=y
24CONFIG_CMD_SPI=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]25CONFIG_CMD_USB=y
26# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]27CONFIG_CMD_TFTPPUT=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]28CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]29CONFIG_CMD_TIME=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]30# CONFIG_SPL_PARTITION_UUIDS is not set
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]31CONFIG_ENV_IS_IN_MMC=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]32CONFIG_SPL_OF_TRANSLATE=y
Masahiro Yamada7db8c172016-12-07 22:10:28 +0900[diff] [blame]33CONFIG_MMC_SDHCI=y
Masahiro Yamada124f6ce2016-12-07 22:10:29 +0900[diff] [blame]34CONFIG_MMC_SDHCI_SDMA=y
35CONFIG_MMC_SDHCI_MV=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]36CONFIG_SPI_FLASH=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]37CONFIG_PHY_GIGE=y
Chris Packham919041c2017-08-21 20:17:03 +1200[diff] [blame]38CONFIG_MVNETA=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]39CONFIG_PCI=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]40CONFIG_DEBUG_UART_BASE=0xd0012000
41CONFIG_DEBUG_UART_CLOCK=250000000
42CONFIG_DEBUG_UART_SHIFT=2
43CONFIG_SYS_NS16550=y
44CONFIG_USB=y
45CONFIG_DM_USB=y
Jon Nettleton31c0d3b2017-11-06 10:33:21 +0200[diff] [blame]46CONFIG_USB_XHCI_HCD=y
47CONFIG_USB_XHCI_MVEBU=y
Stefan Roese73606402015-10-20 15:14:47 +0200[diff] [blame]48CONFIG_USB_STORAGE=y
Jon Nettleton5b28e592017-11-13 07:04:30 +0200[diff] [blame]49CONFIG_SPI_FLASH_BAR=y
50CONFIG_SPI_FLASH_WINBOND=y
51CONFIG_SPI_FLASH_MTD=y