blob: 34888a1028bd34d21c3c2c838c6e1944ff24ec33 [file] [log] [blame]
wdenk717b5aa2002-04-27 11:09:31 +00001/*
2 * NS16550 Serial Port
3 * originally from linux source (arch/ppc/boot/ns16550.h)
4 * modified slightly to
5 * have addresses as offsets from CFG_ISA_BASE
6 * added a few more definitions
7 * added prototypes for ns16550.c
8 * reduced no of com ports to 2
9 * modifications (c) Rob Taylor, Flying Pig Systems. 2000.
Wolfgang Denkba940932006-07-19 13:50:38 +020010 *
Heiko Schocherd7f77fb2006-06-19 11:02:41 +020011 * added support for port on 64-bit bus
12 * by Richard Danter (richard.danter@windriver.com), (C) 2005 Wind River Systems
wdenk717b5aa2002-04-27 11:09:31 +000013 */
14
15#if (CFG_NS16550_REG_SIZE == 1)
16struct NS16550 {
17 unsigned char rbr; /* 0 */
18 unsigned char ier; /* 1 */
19 unsigned char fcr; /* 2 */
20 unsigned char lcr; /* 3 */
21 unsigned char mcr; /* 4 */
22 unsigned char lsr; /* 5 */
23 unsigned char msr; /* 6 */
24 unsigned char scr; /* 7 */
wdenke3a06802004-06-06 23:13:55 +000025#if defined(CONFIG_OMAP730)
26 unsigned char mdr1; /* 8 */
27 unsigned char reg9; /* 9 */
28 unsigned char regA; /* A */
29 unsigned char regB; /* B */
30 unsigned char regC; /* C */
31 unsigned char regD; /* D */
32 unsigned char regE; /* E */
33 unsigned char regF; /* F */
34 unsigned char reg10; /* 10 */
35 unsigned char ssr; /* 11*/
36#endif
wdenk717b5aa2002-04-27 11:09:31 +000037} __attribute__ ((packed));
38#elif (CFG_NS16550_REG_SIZE == 2)
39struct NS16550 {
40 unsigned short rbr; /* 0 */
41 unsigned short ier; /* 1 */
42 unsigned short fcr; /* 2 */
43 unsigned short lcr; /* 3 */
44 unsigned short mcr; /* 4 */
45 unsigned short lsr; /* 5 */
46 unsigned short msr; /* 6 */
47 unsigned short scr; /* 7 */
48} __attribute__ ((packed));
49#elif (CFG_NS16550_REG_SIZE == 4)
50struct NS16550 {
Wolfgang Denk4b416fe2006-03-12 01:21:19 +010051 unsigned long rbr; /* 0 r */
52 unsigned long ier; /* 1 rw */
53 unsigned long fcr; /* 2 w */
54 unsigned long lcr; /* 3 rw */
55 unsigned long mcr; /* 4 rw */
56 unsigned long lsr; /* 5 r */
57 unsigned long msr; /* 6 r */
58 unsigned long scr; /* 7 rw */
59}; /* No need to pack an already aligned struct */
wdenk717b5aa2002-04-27 11:09:31 +000060#elif (CFG_NS16550_REG_SIZE == -4)
61struct NS16550 {
62 unsigned char rbr; /* 0 */
63 int pad1:24;
64 unsigned char ier; /* 1 */
65 int pad2:24;
66 unsigned char fcr; /* 2 */
67 int pad3:24;
68 unsigned char lcr; /* 3 */
69 int pad4:24;
70 unsigned char mcr; /* 4 */
71 int pad5:24;
72 unsigned char lsr; /* 5 */
73 int pad6:24;
74 unsigned char msr; /* 6 */
75 int pad7:24;
76 unsigned char scr; /* 7 */
77 int pad8:24;
wdenkf8062712005-01-09 23:16:25 +000078#if defined(CONFIG_OMAP)
wdenkf6f96f72003-07-15 20:04:06 +000079 unsigned char mdr1; /* mode select reset TL16C750*/
wdenk7eaacc52003-08-29 22:00:43 +000080#endif
81#ifdef CONFIG_OMAP1510
wdenkf6f96f72003-07-15 20:04:06 +000082 int pad9:24;
83 unsigned long pad[10];
84 unsigned char osc_12m_sel;
85 int pad10:24;
86#endif
wdenk717b5aa2002-04-27 11:09:31 +000087} __attribute__ ((packed));
Heiko Schocherd7f77fb2006-06-19 11:02:41 +020088#elif (CFG_NS16550_REG_SIZE == -8)
89struct NS16550 {
90 unsigned char rbr; /* 0 */
91 unsigned char pad0[7];
92 unsigned char ier; /* 1 */
93 unsigned char pad1[7];
94 unsigned char fcr; /* 2 */
95 unsigned char pad2[7];
96 unsigned char lcr; /* 3 */
97 unsigned char pad3[7];
98 unsigned char mcr; /* 4 */
99 unsigned char pad4[7];
100 unsigned char lsr; /* 5 */
101 unsigned char pad5[7];
102 unsigned char msr; /* 6 */
103 unsigned char pad6[7];
104 unsigned char scr; /* 7 */
105 unsigned char pad7[7];
106} __attribute__ ((packed));
wdenk717b5aa2002-04-27 11:09:31 +0000107#else
108#error "Please define NS16550 registers size."
109#endif
110
111#define thr rbr
112#define iir fcr
113#define dll rbr
114#define dlm ier
115
116typedef volatile struct NS16550 *NS16550_t;
117
118#define FCR_FIFO_EN 0x01 /* Fifo enable */
119#define FCR_RXSR 0x02 /* Receiver soft reset */
120#define FCR_TXSR 0x04 /* Transmitter soft reset */
121
122#define MCR_DTR 0x01
123#define MCR_RTS 0x02
124#define MCR_DMA_EN 0x04
125#define MCR_TX_DFR 0x08
126
Wolfgang Denk4b416fe2006-03-12 01:21:19 +0100127#define LCR_WLS_MSK 0x03 /* character length select mask */
wdenk717b5aa2002-04-27 11:09:31 +0000128#define LCR_WLS_5 0x00 /* 5 bit character length */
129#define LCR_WLS_6 0x01 /* 6 bit character length */
130#define LCR_WLS_7 0x02 /* 7 bit character length */
131#define LCR_WLS_8 0x03 /* 8 bit character length */
132#define LCR_STB 0x04 /* Number of stop Bits, off = 1, on = 1.5 or 2) */
133#define LCR_PEN 0x08 /* Parity eneble */
134#define LCR_EPS 0x10 /* Even Parity Select */
135#define LCR_STKP 0x20 /* Stick Parity */
136#define LCR_SBRK 0x40 /* Set Break */
137#define LCR_BKSE 0x80 /* Bank select enable */
138
139#define LSR_DR 0x01 /* Data ready */
140#define LSR_OE 0x02 /* Overrun */
141#define LSR_PE 0x04 /* Parity error */
142#define LSR_FE 0x08 /* Framing error */
143#define LSR_BI 0x10 /* Break */
144#define LSR_THRE 0x20 /* Xmit holding register empty */
145#define LSR_TEMT 0x40 /* Xmitter empty */
146#define LSR_ERR 0x80 /* Error */
147
wdenkf6f96f72003-07-15 20:04:06 +0000148#ifdef CONFIG_OMAP1510
149#define OSC_12M_SEL 0x01 /* selects 6.5 * current clk div */
150#endif
151
wdenk717b5aa2002-04-27 11:09:31 +0000152/* useful defaults for LCR */
153#define LCR_8N1 0x03
154
155void NS16550_init (NS16550_t com_port, int baud_divisor);
156void NS16550_putc (NS16550_t com_port, char c);
157char NS16550_getc (NS16550_t com_port);
158int NS16550_tstc (NS16550_t com_port);
159void NS16550_reinit (NS16550_t com_port, int baud_divisor);