blob: 200b34b35baefa02a83897e5fa4220f1b8618cf5 [file] [log] [blame]
Andy Yanb5e16302019-11-14 11:21:12 +08001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * (C) Copyright 2017 Rockchip Electronics Co., Ltd
4 */
5
6#ifndef __CONFIG_RK3308_COMMON_H
7#define __CONFIG_RK3308_COMMON_H
8
9#include "rockchip-common.h"
10
Andy Yanb5e16302019-11-14 11:21:12 +080011#define CONFIG_SYS_NS16550_MEM32
12
Andy Yanb5e16302019-11-14 11:21:12 +080013#define CONFIG_IRAM_BASE 0xfff80000
Andy Yanb5e16302019-11-14 11:21:12 +080014
15#define CONFIG_SYS_SDRAM_BASE 0
16#define SDRAM_MAX_SIZE 0xff000000
17#define SDRAM_BANK_SIZE (2UL << 30)
18
Andy Yanb5e16302019-11-14 11:21:12 +080019#define ENV_MEM_LAYOUT_SETTINGS \
20 "scriptaddr=0x00500000\0" \
21 "pxefile_addr_r=0x00600000\0" \
Andy Yan038626e2019-12-26 15:20:04 +080022 "fdt_addr_r=0x02800000\0" \
Andy Yanb5e16302019-11-14 11:21:12 +080023 "kernel_addr_r=0x00680000\0" \
24 "ramdisk_addr_r=0x04000000\0"
25
26#include <config_distro_bootcmd.h>
27#define CONFIG_EXTRA_ENV_SETTINGS \
28 ENV_MEM_LAYOUT_SETTINGS \
29 "partitions=" PARTS_DEFAULT \
30 ROCKCHIP_DEVICE_SETTINGS \
31 BOOTENV
32
33#endif