blob: b0aca1b72a3b9fbf732d733446941127f0551331 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Sergey Temerkhanov064949c2015-10-14 09:55:46 -07002/**
3 * (C) Copyright 2014, Cavium Inc.
Michal Simek9778d9d2017-05-29 09:11:32 +02004 * (C) Copyright 2017, Xilinx Inc.
Sergey Temerkhanov064949c2015-10-14 09:55:46 -07005 *
Sergey Temerkhanov064949c2015-10-14 09:55:46 -07006**/
7
8#include <asm-offsets.h>
9#include <config.h>
10#include <version.h>
11#include <asm/macro.h>
Beniamino Galvanib8845e12016-05-08 08:30:14 +020012#include <asm/psci.h>
Sergey Temerkhanov064949c2015-10-14 09:55:46 -070013#include <asm/system.h>
14
15/*
16 * Issue the hypervisor call
17 *
18 * x0~x7: input arguments
19 * x0~x3: output arguments
20 */
Heinrich Schuchardt26f09d02018-10-18 12:29:40 +020021static void hvc_call(struct pt_regs *args)
Sergey Temerkhanov064949c2015-10-14 09:55:46 -070022{
23 asm volatile(
24 "ldr x0, %0\n"
25 "ldr x1, %1\n"
26 "ldr x2, %2\n"
27 "ldr x3, %3\n"
28 "ldr x4, %4\n"
29 "ldr x5, %5\n"
30 "ldr x6, %6\n"
Sergey Temerkhanov064949c2015-10-14 09:55:46 -070031 "hvc #0\n"
32 "str x0, %0\n"
33 "str x1, %1\n"
34 "str x2, %2\n"
35 "str x3, %3\n"
36 : "+m" (args->regs[0]), "+m" (args->regs[1]),
37 "+m" (args->regs[2]), "+m" (args->regs[3])
38 : "m" (args->regs[4]), "m" (args->regs[5]),
Ibai Erkiagab0b5b9f2019-02-25 10:11:45 +000039 "m" (args->regs[6])
Sergey Temerkhanov064949c2015-10-14 09:55:46 -070040 : "x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7",
41 "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15",
42 "x16", "x17");
43}
44
45/*
46 * void smc_call(arg0, arg1...arg7)
47 *
48 * issue the secure monitor call
49 *
50 * x0~x7: input arguments
51 * x0~x3: output arguments
52 */
53
Heinrich Schuchardt26f09d02018-10-18 12:29:40 +020054void smc_call(struct pt_regs *args)
Sergey Temerkhanov064949c2015-10-14 09:55:46 -070055{
56 asm volatile(
57 "ldr x0, %0\n"
58 "ldr x1, %1\n"
59 "ldr x2, %2\n"
60 "ldr x3, %3\n"
61 "ldr x4, %4\n"
62 "ldr x5, %5\n"
63 "ldr x6, %6\n"
64 "smc #0\n"
65 "str x0, %0\n"
66 "str x1, %1\n"
67 "str x2, %2\n"
68 "str x3, %3\n"
69 : "+m" (args->regs[0]), "+m" (args->regs[1]),
70 "+m" (args->regs[2]), "+m" (args->regs[3])
71 : "m" (args->regs[4]), "m" (args->regs[5]),
72 "m" (args->regs[6])
73 : "x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7",
74 "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15",
75 "x16", "x17");
76}
Beniamino Galvanib8845e12016-05-08 08:30:14 +020077
Alexander Grafa5b18322016-08-16 21:08:46 +020078/*
79 * For now, all systems we support run at least in EL2 and thus
80 * trigger PSCI calls to EL3 using SMC. If anyone ever wants to
81 * use PSCI on U-Boot running below a hypervisor, please detect
82 * this and set the flag accordingly.
83 */
Heinrich Schuchardt26f09d02018-10-18 12:29:40 +020084static const bool use_smc_for_psci = true;
Alexander Grafa5b18322016-08-16 21:08:46 +020085
Heinrich Schuchardt26f09d02018-10-18 12:29:40 +020086void __noreturn psci_system_reset(void)
Beniamino Galvanib8845e12016-05-08 08:30:14 +020087{
88 struct pt_regs regs;
89
90 regs.regs[0] = ARM_PSCI_0_2_FN_SYSTEM_RESET;
91
Alexander Grafa5b18322016-08-16 21:08:46 +020092 if (use_smc_for_psci)
Beniamino Galvanib8845e12016-05-08 08:30:14 +020093 smc_call(&regs);
94 else
95 hvc_call(&regs);
96
97 while (1)
98 ;
99}
Alexander Graf467c83e2016-08-16 21:08:47 +0200100
Heinrich Schuchardt26f09d02018-10-18 12:29:40 +0200101void __noreturn psci_system_off(void)
Alexander Graf467c83e2016-08-16 21:08:47 +0200102{
103 struct pt_regs regs;
104
105 regs.regs[0] = ARM_PSCI_0_2_FN_SYSTEM_OFF;
106
107 if (use_smc_for_psci)
108 smc_call(&regs);
109 else
110 hvc_call(&regs);
111
112 while (1)
113 ;
114}